Show simple item record

dc.contributor.authorWu, Michael
Zwaenepoel, Willy
dc.date.accessioned 2017-08-02T22:03:36Z
dc.date.available 2017-08-02T22:03:36Z
dc.date.issued 1997-12-16
dc.identifier.urihttps://hdl.handle.net/1911/96478
dc.description.abstract Page table pointer caches are a hardware supplement for TLBs that cache pointers to pages of page table entries rather than page table entries themselves. A PTPC traps and handles most TLB misses in hardware with low overhead (usually a single memory access). PTPC misses are filled in software, allowing for an easy hardware implementation, similar in structure to a TLB. Since each PTPC entry refers to an entire page of page table entries, even a small PTPC maps a large amount of address space and achieves a very high hit rate. The primary goal of a PTPC is to lower TLB miss handling penalties. The combination of a TLB with a small PTPC provides good performance even in situations where standard TLBs alone perform badly (large workloads or multimedia applications). The advantage of this design is that we can continue to use small fixed size pages with standard TLBs. Since PTPCs use traditional page table structures and page sizes, they are very simple to implement in hardware and require minimal operating system modifications. Our simulations show that the addition of a PTPC to a system with a TLB can reduce miss handling costs by nearly an order of magnitude. Small PTPCs are extremely effective and the combination of small to medium sized TLBs coupled with smallPTPCs are an efficient alternative to large TLBs.
dc.format.extent 10 pp
dc.language.iso eng
dc.rights You are granted permission for the noncommercial reproduction, distribution, display, and performance of this technical report in any format, but this permission is only for a period of forty-five (45) days from the most recent time that you verified that this technical report is still available from the Computer Science Department of Rice University under terms that include this permission. All other rights are reserved by the author(s).
dc.title Improving TLB Miss Handling with Page Table Pointer Caches
dc.type Technical report
dc.date.note December 16, 1997
dc.identifier.digital TR97-296
dc.type.dcmi Text
dc.identifier.citation Wu, Michael and Zwaenepoel, Willy. "Improving TLB Miss Handling with Page Table Pointer Caches." (1997) https://hdl.handle.net/1911/96478.


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record