Now showing items 1-1 of 1

  • EDIF netlist optimization of pipelined designs 

    Balabanos, Vasileios (2000)
    This thesis describes the design, implementation, and evaluation of a software system for optimizing synthesized logic circuits. The particular implementation described is targeted to the Xilinx Virtex family of FPGAs, but ...