Show simple item record

dc.contributor.authorWang, Guohui
Shen, Hao
Yin, Bei
Wu, Michael
Sun, Yang
Cavallaro, Joseph R. 2012-12-05T16:04:28Z 2012-12-05T16:04:28Z 2012-12-01
dc.description.abstract Nonbinary Low-Density Parity-Check (LDPC) codes are a class of error-correcting codes constructed over the Galois field GF(q) for q > 2. As extensions of binary LDPC codes, nonbinary LDPC codes can provide better error-correcting performance when the code length is short or moderate, but at a cost of higher decoding complexity. This paper proposes a massively parallel implementation of a nonbinary LDPC decoding accelerator based on a graphics processing unit (GPU) to achieve both great flexibility and scalability. The implementation maps the Min-Max decoding algorithm to GPU’s massively parallel architecture. We highlight the methodology to partition the decoding task to a heterogeneous platform consisting of the CPU and GPU. The experimental results show that our GPUbased implementation can achieve high throughput while still providing great flexibility and scalability.
dc.description.sponsorship National Science Foundation (NSF)
dc.language.iso eng
dc.publisher IEEE
error correcting codes
parallel architecture
dc.title Parallel Nonbinary LDPC Decoding on GPU
dc.type Conference paper
dc.citation.location Pacific Grove, GA
dc.citation.conferenceName 2012 IEEE Asilomar Conference on Signals, Systems, and Computers
dc.citation.conferenceDate 2012
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.doi 10.1109/ACSSC.2012.6489229
dc.identifier.citation G. Wang, H. Shen, B. Yin, M. Wu, Y. Sun and J. R. Cavallaro, "Parallel Nonbinary LDPC Decoding on GPU," 2012.

Files in this item


This item appears in the following Collection(s)

  • ECE Publications [1089]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [268]
    Publications by Rice Faculty and graduate students in multimedia communications

Show simple item record