Show simple item record

dc.contributor.authorBrogioli, Michael
Radosavljevic, Predrag
Cavallaro, Joseph R.
dc.date.accessioned 2012-06-14T16:38:51Z
dc.date.available 2012-06-14T16:38:51Z
dc.date.issued 2006-08-01
dc.identifier.otherhttp://scholar.google.com/scholar?cluster=6704085062299749324&hl=en&as_sdt=0,44
dc.identifier.urihttps://hdl.handle.net/1911/64269
dc.description.abstract This paper presents a DSP/FPGA hardware/software partitioning methodology for signal processing workloads. The example workload is the channel equalization and user-detection in HSDPA wireless standard for 3.5G mobile handsets. Channel equalization and user-detection is a major component of receiver baseband processing and requires strict adherence to real time deadlines. By intelligently exploring the embedded design space, this paper presents a hardware/software system-on-chip partitionings that utilizes both DSP and FPGA based coprocessors to meet and exceed the real time data rates determined by the HSDPA standard. Hardware and software partitioning strategies are discussed with respect to real time processing deadlines, while an SOC simulation toolset is presented as vehicle for prototyping embedded architectures.
dc.description.sponsorship Nokia Inc.
dc.description.sponsorship Texas Instruments
dc.description.sponsorship National Science Foundation
dc.language.iso eng
dc.publisher IEEE
dc.subjectDSP/FPGA
System-on-Chip
Partitioning
Embedded design space
dc.title Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5G Mobile Receivers
dc.type Conference paper
dc.contributor.org Center for Multimedia Communication
dc.citation.location San Juan, PR
dc.citation.conferenceName IEEE International Midwest Symposium on Circuits and Systems
dc.citation.conferenceDate 2006
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.citation M. Brogioli, P. Radosavljevic and J. R. Cavallaro, "Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5G Mobile Receivers," 2006.


Files in this item

Thumbnail

This item appears in the following Collection(s)

  • CMC Publications [268]
    Publications by Rice Faculty and graduate students in multimedia communications
  • ECE Publications [1294]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students

Show simple item record