Show simple item record

dc.contributor.authorSun, Yang
Wang, Guohui
Cavallaro, Joseph R.
dc.date.accessioned 2012-06-06T15:45:06Z
dc.date.available 2012-06-06T15:45:06Z
dc.date.issued 2011-05-01
dc.identifier.citation Y. Sun, G. Wang and J. R. Cavallaro, "Multi-Layer Parallel Decoding Algorithm and VLSI Architecture for Quasi-Cyclic LDPC Codes," 2011.
dc.identifier.otherhttp://scholar.google.com/scholar?cluster=16886714785062767389&hl=en&as_sdt=0,44
dc.identifier.urihttps://hdl.handle.net/1911/64225
dc.description.abstract We propose a multi-layer parallel decoding algorithm and VLSI architecture for decoding of structured quasi-cyclic low-density parity-check codes. In the conventional layered decoding algorithm, the block-rows of the parity check matrix are processed sequentially, or layer after layer. The maximum number of rows that can be simultaneously processed by the conventional layered decoder is limited to the sub-matrix size. To remove this limitation and support layer-level parallelism, we extend the conventional layered decoding algorithm and architecture to enable simultaneously processing of multiple (K) layers of a parity check matrix, which will lead to a roughly K-fold throughput increase. As a case study, we have designed a double-layer parallel LDPC decoder for the IEEE 802.11n standard. The decoder was synthesized for a TSMC 45-nm CMOS technology. With a synthesis area of 0.81 mm2 and a maximum clock frequency of 815 MHz, the decoder achieves a maximum throughput of 3.0 Gbps at 15 iterations.
dc.language.iso eng
dc.publisher IEEE
dc.subjectLDPC decoder
VLSI architecture
Decoding algorithm
dc.title Multi-Layer Parallel Decoding Algorithm and VLSI Architecture for Quasi-Cyclic LDPC Codes
dc.type Conference paper
dc.contributor.org Center for Multimedia Communication
dc.citation.location Rio de Janeiro, Brazil
dc.citation.conferenceName International Symposium on Circuits and Systems (ISCAS)
dc.citation.conferenceDate 2011
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.doihttp://dx.doi.org/10.1109/ISCAS.2011.5937928
dc.citation.firstpage 1776
dc.citation.lastpage 1779


Files in this item

Thumbnail

This item appears in the following Collection(s)

  • CMC Publications [268]
    Publications by Rice Faculty and graduate students in multimedia communications
  • ECE Publications [1289]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students

Show simple item record