Rice Univesrity Logo
    • FAQ
    • Deposit your work
    • Login
    View Item 
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Implementation of a High Throughput 3GPP Turbo Decoder on GPU

    Thumbnail
    Name:
    2011_JSPS_Turbo_GPU_Wu.pdf
    Size:
    404.9Kb
    Format:
    PDF
    View/Open
    Author
    Wu, Michael; Sun, Yang; Wang, Guohui; Cavallaro, Joseph R.
    Date
    2011-11-01
    Abstract
    Turbo code is a computationally intensive channel code that is widely used in current and upcoming wireless standards. General-purpose graphics processor unit (GPGPU) is a programmable commodity processor that achieves high performance computation power by using many simple cores. In this paper, we present a 3GPP LTE compliant Turbo decoder accelerator that takes advantage of the processing power of GPU to offer fast Turbo decoding throughput. Several techniques are used to improve the performance of the decoder. To fully utilize the computational resources on GPU, our decoder can decode multiple codewords simultaneously, divide the workload for a single codeword across multiple cores, and pack multiple codewords to fit the single instruction multiple data (SIMD) instruction width. In addition, we use shared memory judiciously to enable hundreds of concurrent multiple threads while keeping frequently used data local to keep memory access fast. To improve efficiency of the decoder in the high SNR regime, we also present a low complexity early termination scheme based on average extrinsic LLR statistics. Finally, we examine how different workload partitioning choices affect the error correction performance and the decoder throughput.
    Citation
    M. Wu, Y. Sun, G. Wang and J. R. Cavallaro, "Implementation of a High Throughput 3GPP Turbo Decoder on GPU," Journal of Signal Processing Systems, vol. 65, no. 2, 2011.
    Published Version
    http://dx.doi.org/10.1007/s11265-011-0617-7
    Keyword
    GPGPU; turbo decoder; accelerator; parallel computing; wireless; More... error control codes; turbo codes Less...
    Type
    Journal article
    Publisher
    Springer
    Citable link to this page
    https://hdl.handle.net/1911/64198
    Metadata
    Show full item record
    Collections
    • ECE Publications [1443]
    • Rice Wireless [268]

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map

     

    Searching scope

    Browse

    Entire ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeThis CollectionBy Issue DateAuthorsTitlesSubjectsType

    My Account

    Login

    Statistics

    View Usage Statistics

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map