Fault-Tolerant VLSI Processor Array for the SVD
Author
Cavallaro, Joseph R.; Near, Christopher D.; Uyar, M. Umit
Date
1989-10-01Abstract
Dynamic reconfiguration techniques are presented for a two-dimensional systolic array for the SVD of a matrix. Extra computation time is not required, since idle time inherent in the array is exploited. The scheme does not require additional spare processors and is easily implemented in VLSI. Only minor hardware and communication time increases within each processing element are required.
Citation
Published Version
Type
Conference paper
Publisher
Citable link to this page
https://hdl.handle.net/1911/64164Metadata
Show full item recordCollections
- ECE Publications [1443]
- Rice Wireless [268]