Now showing items 1-1 of 1

    • Fault-Tolerant VLSI Processor Array for the SVD 

      Cavallaro, Joseph R.; Near, Christopher D.; Uyar, M. Umit (1989-10-01)
      Dynamic reconfiguration techniques are presented for a two-dimensional systolic array for the SVD of a matrix. Extra computation time is not required, since idle time inherent in the array is exploited. The scheme does not ...