Truncated on-line arithmetic with applications to communication systems

Files in this item

Files Size Format View
Raj2004Mar0Truncatedo.PDF 3.320Mb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Truncated on-line arithmetic with applications to communication systems
Author: Rajagopal, Sridhar; Cavallaro, Joseph R.
Type: Journal article
xmlui.Rice_ECE.Keywords: Dynamic truncation; finite precision; on-line arithmetic; communication systems.
Citation: S. Rajagopal and J. R. Cavallaro, "Truncated on-line arithmetic with applications to communication systems," IEEE Transactions on Computers, vol. 55, no. 10, pp. 1240-1252, 2006.
Abstract: Truncation and saturation in digit-precision are very important and common operations in embedded system design for bounding the required finite precision and for area-time-power savings. In this paper, we present the use of on-line arithmetic to provide truncated computations with communication systems as one of the applications. In contrast to truncation in conventional arithmetic, on-line arithmetic can truncate dynamically and produce both area and time benefits due to the digit-serial nature of computations. This is of great advantage in communication systems where the precision requirements can change dynamically with the environment. While truncation in conventional arithmetic can have significant truncation errors, the redundancy and most significant digit first nature of on-line arithmetic produces truncation error only in the least significant digit of the truncated result. As an application that uses significant truncation in precision, a code matched filter detector for wireless systems is designed using truncated on-line arithmetic. The detector can provide both hard decisions and soft(er) decisions dynamically as well as interface with other conventional arithmetic circuits or act as a DSP co-processor. Thus, optimized communication receivers with co-existing conventional arithmetic for saturation and on-line arithmetic for truncation can now be built. The truncated on-line arithmetic detector was also verified with a VLSI implementation in an AMI 0.5 micron MOSIS Tiny Chip process and is currently under fabrication.
Date Published: 2006-09-01

This item appears in the following Collection(s)

  • ECE Publications [1054 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications
  • DSP Publications [508 items]
    Publications by Rice Faculty and graduate students in digital signal processing.