Show simple item record

dc.contributor.authorRajagopal, Sridhar
Rixner, Scott
Cavallaro, Joseph R.
dc.creatorRajagopal, Sridhar
Rixner, Scott
Cavallaro, Joseph R.
dc.date.accessioned 2007-10-31T00:59:35Z
dc.date.available 2007-10-31T00:59:35Z
dc.date.issued 2003-10-20
dc.date.submitted 2004-01-05
dc.identifier.urihttps://hdl.handle.net/1911/20234
dc.description Tech Report
dc.description.abstract This paper presents the design and use of reconfigurable stream processors for the physical layer processing in wireless base-stations. Stream processors, traditionally used for high performance media processing, use clusters of functional units to provide support for hundreds of functional units in a programmable architecture. We provide hardware support for reconfiguration in stream processors, enabling them to be power-efficient by adapting to the compute requirements of the application. We demonstrate the real-time implementation of a 32-user wireless base-station, employing multiuser channel estimation, multiuser detection and Viterbi decoding physical layer algorithms, supporting a data rate of 128 Kbps/user. The reconfigurable stream processor runs at 1.2 GHz and has an estimated power consumption of 12.38 W at full workload. However, basestations rarely operate at full capacity. When the base-station workload decreases, the reconfigurable stream processor adapts the number of clusters, functional units, voltage and frequency dynamically for power efficiency. When the application workload changes to 4 users, the reconfiguration support reduces the power to 300 mW at 433 MHz, providing a 41.27X decrease in power consumption. The cluster reconfiguration yields an additional 15-85% power savings over a stream processor with dynamic voltage and frequency scaling.
dc.language.iso eng
dc.subjectstream processors
wireless
reconfigurable
power aware
dc.title Reconfigurable stream processors for wireless base-stations
dc.type Report
dc.citation.bibtexName techreport
dc.citation.journalTitle Rice University ECE Technical Report
dc.date.modified 2004-01-05
dc.contributor.orgCenter for Multimedia Communications (http://cmc.rice.edu/)
dc.subject.keywordstream processors
wireless
reconfigurable
power aware
dc.citation.issueNumber TREE0305
dc.citation.location Houston, TX
dc.relation.projecthttp://www.ece.rice.edu/~sridhar
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.citation S. Rajagopal, S. Rixner and J. R. Cavallaro, "Reconfigurable stream processors for wireless base-stations," Rice University ECE Technical Report, no. TREE0305, 2003.


Files in this item

Thumbnail

This item appears in the following Collection(s)

  • CMC Publications [268]
    Publications by Rice Faculty and graduate students in multimedia communications
  • ECE Publications [1294]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students

Show simple item record