• FAQ
    • Deposit your work
    • Login
    View Item 
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    A programmable baseband processor design for software defined radios

    Thumbnail
    Name:
    Raj2003Aug5Aprogramma.PDF
    Size:
    105.5Kb
    Format:
    PDF
    View/Open
    Thumbnail
    Name:
    Raj2003Aug5Aprogramma.PS
    Size:
    976.5Kb
    Format:
    Postscript
    View/Open
    Author
    Rajagopal, Sridhar
    Rixner, Scott
    Cavallaro, Joseph R.
    Type
    Conference paper
    Keywords
    communications processor; multiuser estimation; multiuser detection; Viterbi decoding
    Publisher
    IEEE
    Citation
    S. Rajagopal, S. Rixner and J. R. Cavallaro, "A programmable baseband processor design for software defined radios," 2002.
    Abstract
    Future wireless systems need extremely fast and flexible architectures to support varying standards, algorithms and protocols with data rates in the range of 10-100 Mbps. Software Defined Radios (SDRs) based on DSP-FPGAs are a widely proposed solution for these systems. However, these SDR solutions have not been able to meet real-time requirements. We propose a programmable architecture solution for SDRs using a stream-based architecture based on the <i>Imagine</i> media processor. The configurable <i>Imagine</i> simulator allows us to investigate issues such as memory bottlenecks, number and type of functional units needed, and the utilization of those functional units. To evaluate stream-based architectures for baseband processing, we parallelize and implement sophisticated baseband algorithms including multiuser estimation, multiuser detection and Viterbi decoding on this simulator. We present the bottlenecks in such a stream-based architecture for efficient communications processing. Comparisons with current generation DSP-based solutions show orders-of-magnitude performance improvements, both due to the stream-based nature of computations as well as the increase in the number of functional units having a high utilization factor. The result is a baseband processor designed with broad system functionality and flexibility that approaches real-time performance for future wireless systems.
    Date
    2002-08-20
    Metadata
    Show full item record
    Collections
    • CMC Publications [268]
    • DSP Publications [508]
    • ECE Publications [1225]

    Home | FAQ | Contact Us
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
     

     

    Browse

    Entire ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeThis CollectionBy Issue DateAuthorsTitlesSubjectsType

    My Account

    Login

    Statistics

    View Usage Statistics

    Home | FAQ | Contact Us
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892