Rice Univesrity Logo
    • FAQ
    • Deposit your work
    • Login
    View Item 
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Channel Equalization Algorithms for MIMO Downlink and ASIP Architectures

    Thumbnail
    Name:
    Rad2004Apr2ChannelEqu.PDF
    Size:
    562.4Kb
    Format:
    PDF
    View/Open
    Thumbnail
    Name:
    Rad2004Apr2ChannelEqu.PPT
    Size:
    692Kb
    Format:
    Microsoft PowerPoint
    View/Open
    Author
    Radosavljevic, Predrag
    Date
    2004-04-01
    Abstract
    Processors for mobile handsets in 3G cellular systems require: high speed, flexibility and low power dissipation. While computationally efficient, ASIC processors are often not flexible enough to support necessary variations of implemented algorithms. On the other hand, programmable DSP processors are not optimized for a specific application and often they are not able to achieve high performance with low power dissipation. As a solution we exploit programmable architectures with possibility for customization - Application Specific Instruction set Processors (ASIPs). Channel equalization based on iterative Conjugate Gradient and Least Mean Square algorithms and several algorithmic modifications are implemented in MIMO context on the same ASIPs based on Transport Triggered Architecture. Customization of ASIPs is achieved by extending the instruction set with application-specific operations. Identical customized ASIP architecture can achieve 3GPP real-time requirements in broad range of channel environments and for different equalization algorithms with reasonable clock frequency and low power dissipation.
    Description
    Masters Thesis
    Citation
    P. Radosavljevic, "Channel Equalization Algorithms for MIMO Downlink and ASIP Architectures," Masters Thesis, 2004.
    Keyword
    Chip-level equalization; MIMO; Conjugate Gradient; ASIP; TTA; More... Chip-level equalization; MIMO; Conjugate Gradient; ASIP; TTA Less...
    Type
    Thesis
    Citable link to this page
    https://hdl.handle.net/1911/20204
    Metadata
    Show full item record
    Collections
    • ECE Publications [1468]

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map

     

    Searching scope

    Browse

    Entire ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeThis CollectionBy Issue DateAuthorsTitlesSubjectsType

    My Account

    Login

    Statistics

    View Usage Statistics

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map