A Hardware Testbed for the Implementation and Evaluation of MIMO Algorithms
As the demand for higher performance wireless communications continues to grow, novel algorithms have been developed which provide increased performance and efficiency. One such class of algorithms involves the use of multiple antennas on either end of a wireless link. Many of these multiple input, multiple output (MIMO) algorithms offer impressive performance gains over their single antenna counterparts. The practicality of implementing such algorithms in a real system, however, is a topic in need of further exploration. We present in this paper a testbed designed specifically to test such algorithms. This testbed provides hardware for baseband processing, up and downconversion to RF and emulation of multiple wireless channels. It was designed to provide sufficient exibility to implement a wide range of algorithms while preserving the ability to evaluate an algorithm's resource and power requirements. The testbed hardware and configuration options are presented, along with a basic demonstration of its functionality.
MetadataShow full item record
- ECE Publications 
Showing items related by title, author, creator and subject.
Gadhiok, Manik; Hardy, Ricky; Murphy, Patrick; Frantz, Patrick; Choi, Hyeokho; Cavallaro, Joseph R. (2005-06-01)In this paper we present an FPGA-based daughtercard designed for TIs C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems ...
Murphy, Patrick; Bharadwaj, Vinay; Welsh, Erik; Frantz, Patrick (2002-11-01)With the exponential growth of wireless voice markets, demand for wireless video services is soon to follow. However, bandwidth limited wireless channels coupled with mobility issues pose a great challenge in the hardware, ...
Murphy, Patrick; Welsh, Erik; Frantz, Patrick; Hardy, Ricky; Mohsenin, Tinoosh; Cavallaro, Joseph R. (2003-06-01)This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility ...