VALID: Custom ASIC Verification and FPGA Education Platform
Cavallaro, Joseph R.
asic; fpga; valid
This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
MetadataShow full item record
- ECE Publications 
Showing items related by title, author, creator and subject.
Murphy, Patrick; Lou, Feifei; Frantz, Patrick (2003-10-20)As the demand for higher performance wireless communications continues to grow, novel algorithms have been developed which provide increased performance and efficiency. One such class of algorithms involves the use of ...
Murphy, Patrick; Frantz, Patrick; Aazhang, Behnaam (2005-09-01)Our objective is to design, analyze, prototype and experimentally study the theoretical underpinnings for a wireless internet that simultaneously achieves deployability, scalability, high performance and a cost-effective ...
Murphy, Patrick; Frantz, Patrick; Dick, Chris (2003-10-01)This paper presents the FPGA implementation of a multiple antenna wireless communications system based on Alamouti's transmit diversity scheme. Alamouti's transmit diversty scheme is a space-time block code with support ...