VALID: Custom ASIC Verification and FPGA Education Platform
Cavallaro, Joseph R.
asic; fpga; valid
This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
MetadataShow full item record
- ECE Publications 
Showing items related by title, author, creator and subject.
Gadhiok, Manik; Hardy, Ricky; Murphy, Patrick; Frantz, Patrick; Choi, Hyeokho; Cavallaro, Joseph R. (2005-06-01)In this paper we present an FPGA-based daughtercard designed for TIs C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems ...
Murphy, Patrick; Lou, Feifei; Frantz, Patrick (2003-10-20)As the demand for higher performance wireless communications continues to grow, novel algorithms have been developed which provide increased performance and efficiency. One such class of algorithms involves the use of ...
Lou, Feifei; Murphy, Patrick; Frantz, Patrick (2003-10-20)The swift proliferation of wireless data communication systems, and the ever-increasing demand for faster data rates requires that engineers be able to quickly design, implement and test new wireless algorithms for data ...