VALID: Custom ASIC Verification and FPGA Education Platform
Cavallaro, Joseph R.
asic; fpga; valid
This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
MetadataShow full item record
- ECE Publications 
Showing items related by title, author, creator and subject.
Murphy, Patrick; Lou, Feifei; Sabharwal, Ashutosh; Frantz, Patrick (2003-11-20)There exists a seemingly limitless demand for wireless communications systems capable of higher datarates with lower power consumption. While the demand for improvement in these systems seems limitless, the spectrum ...
Welsh, Erik; Murphy, Patrick; Frantz, Patrick (2002-10-01)Past investigations into the formation of ad hoc networks and ad hoc routing have focused on computer simulations of mobile traffic. However, the proliferation of mobile electronic devices (mobile phones, PDAs, and laptop ...
Murphy, Patrick; Bharadwaj, Vinay; Welsh, Erik; Frantz, Patrick (2002-11-01)With the exponential growth of wireless voice markets, demand for wireless video services is soon to follow. However, bandwidth limited wireless channels coupled with mobility issues pose a great challenge in the hardware, ...