Rice Univesrity Logo
    • FAQ
    • Deposit your work
    • Login
    View Item 
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    •   Rice Scholarship Home
    • Faculty & Staff Research
    • George R. Brown School of Engineering
    • Electrical and Computer Engineering
    • ECE Publications
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Simulation of Systolic Arrays On The Connection Machine

    Thumbnail
    Name:
    Hem1993Sep9Simulation.PDF
    Size:
    712.4Kb
    Format:
    PDF
    View/Open
    Author
    Hemkumar, Nariankadu D.; Cavallaro, Joseph R.
    Date
    1993-09-20
    Abstract
    The use of a programming model which extends naturally from the underlying hardware, greatly eases the design and implementation of simulators, especially for those systems that resemble the hardware in the paradigm of computation. Given the characteristics of systolic arrays, SIMS computers which employ the data parallel programming model provide an ideal environment. In this paper, we present a systolic array simulator, a simulation tool written for the Connection Machine (model CM2), a SIMD machine with powerful interproccessor communication capabilities. Especially as recent advances have automated the design, there is a need for a verification environment to prototype systolic arrays. Primarily a simulation tool, the systolic array simulator also helps identify inefficiencies and motivates optimal design proir to implementation in either custom VLSI or DSP systems. Currently, we are updating the tool to allow the simulation of dynamic array reconfiguration algorithms under transient and permanent fault conditions. The simulator is also being ported the CM5.
    Citation
    N. D. Hemkumar and J. R. Cavallaro, "Simulation of Systolic Arrays On The Connection Machine," Society for Computer Simulation (SCS), 1993.
    Published Version
    http://dx.doi.org/10.1177/003754979306100302
    Keyword
    systolic arrays; algorithm verification; design optimizaiton; connection machine; systolic arrays; More... algorithm verification; design optimizaiton; connection machine Less...
    Type
    Conference paper
    Citable link to this page
    https://hdl.handle.net/1911/19947
    Metadata
    Show full item record
    Collections
    • ECE Publications [1468]
    • Rice Wireless [268]

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map

     

    Searching scope

    Browse

    Entire ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeThis CollectionBy Issue DateAuthorsTitlesSubjectsType

    My Account

    Login

    Statistics

    View Usage Statistics

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map