CAPE - VLSI Implementation of a Systolic Processor Array: Architecture, Design and Testing
Hemkumar, Nariankadu D.
Cavallaro, Joseph R.
Cordic Array Processor Element (CAPE); VLSI implementation; systolic processor array; CORDIC (Co-ordinate Rotation Digital Computer); SVD; matrix
The SVD is an important matrix decomposition in many real-time signal processing, image processing and robotics applications. Special-purpose processor arrays can achieve significant speed-up over conventioinal architectures through the use of efficient parallel algorithms. The Cordic Array Processor Element (CAPE) is a single chip VLSI implementation of a processor element for the Brent-Luk-VanLoan systolic array which computes the SVD of a real matrix. The array utilizes CORDIC (Co-ordinate Rotation Digital Computer) arithmetic to perform the vector rotations and inverse tangent calculations in hardware. A six-chip prototype of the processor has been implemented as TinyChips using the MOSIS fabricatioin service. Experience gained from designing the prototype helped in the design of integrated single chip version. The chip has been implemented on a 5600 x 6900Ã¬ die in a 2Ã¬ n-well scalable CMOS process.