Show simple item record

dc.contributor.authorGuo, Yuanbin
Cavallaro, Joseph R.
dc.creatorGuo, Yuanbin
Cavallaro, Joseph R.
dc.date.accessioned 2007-10-31T00:46:15Z
dc.date.available 2007-10-31T00:46:15Z
dc.date.issued 2005-05-01
dc.date.submitted 2006-02-06
dc.identifier.citation Y. Guo and J. R. Cavallaro, "A low complexity and low power SoC design architecture for adaptive MAI suppression in CDMA systems," Journal of VLSI Signal Processing, 2005.
dc.identifier.urihttps://hdl.handle.net/1911/19936
dc.description Journal Paper
dc.description.abstract In this paper, we propose a reduced complexity and power efficient System-on-Chip (SoC) architecture for adaptive interference suppression in CDMA systems. The adaptive Parallel-Residue-Compensation architecture leads to significant performance gain over the conventional interference cancellation algorithms. The multi-code commonality is explored to avoid the direct Interference Cancellation (IC), which reduces the IC complexity from O(K^2N) to O(KN). The physical meaning of the complete versus weighted IC is applied to clip the weights above a certain threshold so as to reduce the VLSI circuit activity rate. Novel scalable SoC architectures based on simple combinational logic are proposed to eliminate dedicated multipliers with at least 10X saving in hardware resource. A Catapult C High Level Synthesis methodology is apply to explore the VLSI design space extensively and achieve at least 4£ speedup. Multi-stage Convergence-Masking-Vector combined with clock gating is proposed to reduce the VLSI dynamic power consumption by up to 90%.
dc.language.iso eng
dc.subjectInterference cancellation
low power
CDMA
adaptive
SoC
VLSI.
dc.title A low complexity and low power SoC design architecture for adaptive MAI suppression in CDMA systems
dc.type Journal article
dc.citation.bibtexName article
dc.citation.journalTitle Journal of VLSI Signal Processing
dc.date.modified 2006-02-06
dc.contributor.orgCenter for Multimedia Communications (http://cmc.rice.edu/)
dc.subject.keywordInterference cancellation
low power
CDMA
adaptive
SoC
VLSI.
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.doihttp://dx.doi.org/10.1007/s11265-006-8535-9


Files in this item

Thumbnail

This item appears in the following Collection(s)

  • ECE Publications [1426]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • Rice Wireless [268]
    Publications by Rice Faculty and graduate students in the Rice Wireless group

Show simple item record