An FPGA-based Daughtercard for TIs C6000 family of DSKs
Cavallaro, Joseph R.
novel curricula; rapid prototyping; task-partitioning; system-on-a-chip; FPGA; signal processing
In this paper we present an FPGA-based daughtercard designed for TIs C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems and hardware software co-design. Students will leverage the DSK-FPGA system for rapid prototyping of signal processing algorithms and to study task-partitioning and system integration. These techniques are becoming increasingly important for system designers as we move to system-on-chip (SOC) devices. The daughtercard hardware is fully functional, and a software package is being developed to provide a seamless communication interface between the DSK and FPGA.
MetadataShow full item record
Showing items related by title, author, creator and subject.
Murphy, Patrick; Welsh, Erik; Frantz, Patrick; Hardy, Ricky; Mohsenin, Tinoosh; Cavallaro, Joseph R. (2003-06-01)This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility ...
Murphy, Patrick; Lou, Feifei; Frantz, Patrick (2003-10-20)As the demand for higher performance wireless communications continues to grow, novel algorithms have been developed which provide increased performance and efficiency. One such class of algorithms involves the use of ...
Murphy, Patrick; Frantz, Patrick; Aazhang, Behnaam (2005-09-01)Our objective is to design, analyze, prototype and experimentally study the theoretical underpinnings for a wireless internet that simultaneously achieves deployability, scalability, high performance and a cost-effective ...