Show simple item record

dc.contributor.authorCavallaro, Joseph R.
Luk, Franklin T.
dc.creatorCavallaro, Joseph R.
Luk, Franklin T. 2007-10-31T00:38:18Z 2007-10-31T00:38:18Z 1988-06-20 2001-08-31
dc.description Journal Paper
dc.description.abstract Arithmetic issues in the calculation of the Singular Value Decomposition (SVD) are discussed. Traditional algorithms using hardware division and square root are replaced with the special purpose CORDIC algorithms for computing vector rotations and inverse tangents. The CORDIC 2 x 2 SVD processor can be twice as fast as one assembled from traditional hardware units. A prototype VLSI implementation of a CORDIC SVD processor array is planned for use in real-time signal processing applications.
dc.language.iso eng
dc.subjectSingular Value Decomposition (SVD)
CORDIC algorithms
dc.title CORDIC Arithmetic for an SVD Processor
dc.type Journal article
dc.citation.bibtexName article
dc.citation.journalTitle Journal of Parallel and Distributed Computing 2003-11-04
dc.contributor.orgCenter for Multimedia Communications (
dc.subject.keywordSingular Value Decomposition (SVD)
CORDIC algorithms
dc.citation.volumeNumber 5
dc.citation.issueNumber 3
dc.type.dcmi Text
dc.type.dcmi Text
dc.identifier.doi 10.1109/ARITH.1987.6158686
dc.citation.firstpage 271
dc.citation.lastpage 290
dc.identifier.citation J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," Journal of Parallel and Distributed Computing, vol. 5, no. 3, 1988.

Files in this item


This item appears in the following Collection(s)

  • ECE Publications [1093]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [268]
    Publications by Rice Faculty and graduate students in multimedia communications

Show simple item record