CORDIC Arithmetic for an SVD Processor

Files in this item

Files Size Format View
Cav1990May1CORDICArit.PDF 752.6Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: CORDIC Arithmetic for an SVD Processor
Author: Cavallaro, Joseph R.; Luk, Franklin T.
Type: Journal article
xmlui.Rice_ECE.Keywords: Singular Value Decomposition (SVD); CORDIC algorithms; VLSI
Citation: J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," Journal of Parallel and Distributed Computing, vol. 5, no. 3, pp. 271-290, 1988.
Abstract: Arithmetic issues in the calculation of the Singular Value Decomposition (SVD) are discussed. Traditional algorithms using hardware division and square root are replaced with the special purpose CORDIC algorithms for computing vector rotations and inverse tangents. The CORDIC 2 x 2 SVD processor can be twice as fast as one assembled from traditional hardware units. A prototype VLSI implementation of a CORDIC SVD processor array is planned for use in real-time signal processing applications.
Date Published: 1988-06-20

This item appears in the following Collection(s)

  • ECE Publications [1054 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications