Rice Univesrity Logo
    • FAQ
    • Deposit your work
    • Login
    View Item 
    •   Rice Scholarship Home
    • Rice University Graduate Electronic Theses and Dissertations
    • Rice University Electronic Theses and Dissertations
    • View Item
    •   Rice Scholarship Home
    • Rice University Graduate Electronic Theses and Dissertations
    • Rice University Electronic Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Electrical and thermal modeling of electrostatic discharge protection structures for submicron VLSI

    Thumbnail
    Name:
    9012875.PDF
    Size:
    3.281Mb
    Format:
    PDF
    View/Open
    Author
    Stiegler, Harvey J.
    Date
    1989
    Advisor
    Wilson, William L., Jr.
    Degree
    Doctor of Philosophy
    Abstract
    A modeling technique has been developed which simulates a semiconductor device subjected to electrostatic discharge (ESD) stress according to the human body model (HBM). To accomplish this, a computer program was developed which solves the electron and hole continuity equations, Poisson's equation, and the heat flow equation in one dimension. The program has been applied to npn structures typical of the parasitic bipolar devices found in MOS output stages. Profiles from lightly-doped drain (LDD), double-diffused drain (DDD), and graded drain (GD) device structures were investigated. The performance of these various profiles under ESD stress has been compared in order to understand their functioning and to determine the important design parameters. It is found that device heating is reduced for structures in which the doping profile rises steeply to a high concentration in the drain region near the metallurgical junction. The rate of heating is related to reduced carrier saturation velocity due to local heating and its effects on charge distribution, electric field, and total potential drop across the reverse-biased junction. The modeling technique presented gives results which are in reasonable agreement with measured data. This technique should be a useful tool for evaluating new device structures, fabrication processes, or process changes before committing to the costly and time-consuming process of actual device fabrication.
    Keyword
    Electronics; Electrical engineering
    Citation
    Stiegler, Harvey J.. "Electrical and thermal modeling of electrostatic discharge protection structures for submicron VLSI." (1989) Diss., Rice University. https://hdl.handle.net/1911/19070.
    Metadata
    Show full item record
    Collections
    • ECE Theses and Dissertations [597]
    • Rice University Electronic Theses and Dissertations [14030]

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map

     

    Searching scope

    Browse

    Entire ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeThis CollectionBy Issue DateAuthorsTitlesSubjectsType

    My Account

    Login

    Statistics

    View Usage Statistics

    Home | FAQ | Contact Us | Privacy Notice | Accessibility Statement
    Managed by the Digital Scholarship Services at Fondren Library, Rice University
    Physical Address: 6100 Main Street, Houston, Texas 77005
    Mailing Address: MS-44, P.O.BOX 1892, Houston, Texas 77251-1892
    Site Map