Show simple item record

dc.contributor.advisor Jump, J. Robert
dc.creatorDawkins, William P.
dc.date.accessioned 2009-06-04T00:44:19Z
dc.date.available 2009-06-04T00:44:19Z
dc.date.issued 1990
dc.identifier.urihttps://hdl.handle.net/1911/13425
dc.description.abstract Simple instruction set array processors are groups of regularly connected processors with small instruction sets and local memories. The processors are augmented by built-in communication instructions. Because of the complexity of implementing these systems, a method of simulating simple instruction set array processors is developed for evaluating the performance of architectures and algorithms. This technique, called hybrid instruction-level/execution-driven simulation, uses a translator-profiler to extract timing information from a program written in a simple instruction set processor's (SISP) assembly language. The translator-profiler converts the assembly language program and the timing information into a high level language that can be compiled on the simulation host. The translator-profiler generated program is used to drive execution-driven simulations. The development of a translator-profiler for a hypothetical SISP is discussed at length. A technique for testing translator-profilers for errors by comparing simulation results to analytical predictions is also presented. The efficiency of hybrid simulation technique is also evaluated for simulations of QR decomposition and SVD algorithms implemented on arrays of SISP's.
dc.format.extent 101 p.
dc.format.mimetype application/pdf
dc.language.iso eng
dc.subjectComputer science
Electronics
Electrical engineering
dc.title Efficient simulation of simple instruction set array processors
dc.type.genre Thesis
dc.type.material Text
thesis.degree.department Computer Science
thesis.degree.discipline Engineering
thesis.degree.grantor Rice University
thesis.degree.level Masters
thesis.degree.name Master of Science
dc.identifier.citation Dawkins, William P.. "Efficient simulation of simple instruction set array processors." (1990) Master’s Thesis, Rice University. https://hdl.handle.net/1911/13425.


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record