INFORMATION TO USERS

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps.

Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order.

Bell & Howell Information and Learning
300 North Zeeb Road, Ann Arbor, MI 48106-1346 USA

UMI®
800-521-0600
RICE UNIVERSITY

Cluster Assignment and Instruction Scheduling for Partitioned Register-Set Machines

by

Jingsong He

A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree

Master of Science

Approved. Thesis Committee:

Dr. Keith D. Cooper, Chairman
Professor
Computer Science

Dr. John Mellor-Crummey
Senior Faculty Fellow
Computer Science

Dr. Devika Subramanian
Associate Professor
Computer Science

Dr. Linda M. Torez
Research Scientist
Computer Science

Houston, Texas
April, 2000
Cluster Assignment and Instruction Scheduling for Partitioned Register-Set Machines

Jingsong He

Abstract

For half a century, computer architects have been striving to improve uniprocessor computer performance. Many of their successful designs such as VLIW and superscalar machines use multiple functional units to try to exploit instruction level parallelism in computer programs. As the number of functional units rises, another hardware constraint enters the picture — the number of register-file ports needed grows directly with the number of functional units. At some point, the multiplexing logic on register ports can come to dominate the processor's cycle time. A reasonable solution is to partition the register file into independent sets and associate each functional unit with a specific register set. Such partitioned register sets have appeared in a number of commercial machines, such as Texas Instruments TMS320C6xxx DSP chips.

Partitioned register-set architectures present a new set of challenges to compiler designers — the compiler must assign each operation to a specific clusters and coordinate data movement between clusters. In this thesis, we investigate five instruction scheduling methods with different scopes to find a suitable one for partitioned register-set architectures. Next, we examine previous algorithms for the combined cluster assignment and scheduling problem and propose two new algorithms that improve upon the prior art. Then, we study the difficulties introduced by a limited number of registers and provide an approach to handle them. Finally, we take several other measurements of partitioned register-set architectures that may shed light on some of the architectural decisions.
Acknowledgments

First, I wish to thank my advisor Keith Cooper most sincerely. This work is a direct result of his mentoring and numerous contributions.

I am also very grateful to members of my committee. John Mellor-Crummey carefully reviewed the thesis and provided many valuable suggestions. Devika Subramanian and Linda Torczon have been constant sources of help since my first day at Rice.

It was a great pleasure working with other members of the Massively Scalar Compiler group, Philip Schielke, Tim Harvey, Edmar Wienskoski, Alexander Grosul and Li Xu. I especially thank Philip Schielke and Tim Harvey, this work would not be possible without their endless help.

Fellow classmates Ming Zhang, Chen Ding, James Yang and Kai Zhang gave me a lot of help through my study at Rice.

Finally, I thank my wife and my parents for loving and supporting me.
# Contents

Abstract .................................................. ii
Acknowledgments ........................................ iii
List of Tables ........................................... vi
List of Illustrations .................................... vii

1 Introduction ............................................ 1

2 Background .............................................. 4
   2.1 Instruction Scheduling Problem ....................... 4
   2.2 Massively Scalar Compiler Project .................... 7
   2.3 Architectural Models .................................. 8
   2.4 Benchmarks ........................................... 9
   2.5 Previous Work ....................................... 9

3 Scope of Instruction Scheduling .................... 11
   3.1 Trace Scheduling ................................... 11
   3.2 Extended Basic Block Scheduling .................... 13
   3.3 Superblock Scheduling ................................ 17
   3.4 Experimental Results ............................... 17
   3.5 Speed and Size Trade-off ............................ 19

4 Assign and Schedule .................................. 22
   4.1 Introduction ......................................... 22
   4.2 Bottom-Up Close Algorithm .......................... 24
5 Handling Finite Register Sets 34
  5.1 Introduction 34
  5.2 An Initial Approach 35
  5.3 Using Copy Registers 36
  5.4 A Refined Approach 38

6 Other Measurements 40
  6.1 Machines with More Clusters 40
  6.2 Dedicated Copy Units 41

7 Contributions 43

Bibliography 44
Tables

2.1 Benchmark statistics ........................................... 9

3.1 Dynamic instruction counts after scheduling ..................... 20
3.2 Static operation counts after scheduling ........................... 20

4.1 Cycle counts for the two cluster machine model ................... 32
4.2 Cycle counts for the four cluster machine model ................. 32

5.1 Cycle counts with different register allocation ................... 36
5.2 Two cluster machine with varying number of copy registers. 52 registers under allocator’s control ........................................... 37
5.3 Two cluster machine. two copy registers per cluster. varying number of registers under allocator’s control ................................. 38
5.4 64 registers per cluster. with varying number of copy registers ................................. 39

6.1 Cycle counts for machines with different number of clusters .......... 41
6.2 Improved execution time by two cluster machine with dedicated copy units 42
Illustrations

1.1 A partitioned register-set machine ............................................. 2

2.1 Instruction scheduling example .................................................. 5

2.2 Instruction level parallelism ...................................................... 6

2.3 A data dependence graph ......................................................... 6

2.4 MSCP research compiler ........................................................... 7

3.1 Example of bookkeeping at split .................................................. 14

3.2 Example of bookkeeping at join ................................................... 15

3.3 EBB scheduling example ............................................................ 16

3.4 Example of tail duplication in superbloc scheduling ......................... 18

4.1 Example of cluster assignment .................................................... 23

4.2 Cluster assignment in BUC ........................................................ 25

4.3 UAS algorithm ........................................................................ 26

4.4 Example of revisit ..................................................................... 28

4.5 TDC algorithm ........................................................................ 30
Chapter 1

Introduction

For half a century, computer architects have been striving to improve uniprocessor computer performance. Adding functional units is a natural way to increase the potential peak performance of a processor. Many successful architecture designs such as VLIW and superscalar machines feature multiple functional units. For example, the Texas Instruments TMS320C6xxx has eight functional units [15].

To produce good code for these machines, the compiler must expose enough instruction level parallelism (ILP) to let the scheduler to keep the various functional units busy. The scheduler must order the operations in a way that lets them execute in parallel. Finally, the compiler must keep as many values in registers as possible, since the memory interface is rarely wide enough or versatile enough to meet the need for operands.

As the number of functional units rises, another constraint enters the picture — the number of ports available on the register file. Because a typical functional unit needs two register-based operands and produces one register-based result in each cycle, the number of register-file ports needed grows directly with the number of functional units. At some point, the ports require too much logic — the multiplexing logic on register ports can come to dominate the processor's cycle time.

This revelation is not new. In fact, the designers of the Multiflow Trace machines noted that "...any reasonably large number of functional units requires an impossibly large number of ports to the register files... The only reasonable implementation compromise is to partition the register files..." [7] To accomplish this, the architects create independent register sets and associate each functional unit with a specific
register file. Figure 1.1 depicts such a design, with two register files that each service four functional units. We call each set of functional units and its associated register file a **cluster**. To allow direct transfers between clusters (without going through memory), an inter-cluster transfer mechanism is usually added. The figure depicts this as an inter-cluster data path. Typically, the inter-cluster path can provide a limited number of operands in each direction on each cycle.

Partitioned register sets appeared in a number of digital signal processors (DSPs) such as Texas Instruments TMS320C6xxx series. With increasing use of DSPs in cars, microwaves, cellular phones and other consumer electronics, we expect to see more partitioned register-set architectures.

These partitioned register-set machines present a new set of challenges to compiler designers. The compiler must place each operation in a specific cluster and then work to ensure that its operands are either available in the local register file or available in a timely fashion, over the inter-cluster data path. These problems are complicated by the latency and limited capacity of the inter-cluster data path.

In this thesis, we study the combined cluster assignment and instruction scheduling problem for partitioned register-set machines. Chapter 2 provides the theoreti-
ical and experimental background. Chapter 3 compares five instruction scheduling methods to select a suitable scheduling scope for partitioned register-set machines. Chapter 4 examines previous algorithms for the cluster assignment and scheduling problem, and proposes two new algorithms which produce better scheduled code. Chapter 5 refines our algorithms to handle register sets of practical size. Chapter 6 takes several other measurements of partitioned register-set architectures that may shed light on some of the architectural decisions. Chapter 7 concludes the thesis with our contributions.
Chapter 2

Background

In this chapter we describe the theoretical and experimental background for our research. First, we introduce the instruction scheduling problem and the list scheduling algorithm. Second, we present the MSCP research compiler infrastructure that our instruction scheduler builds on. Then, we describe the partitioned register-set machine models and benchmark programs we tested. Finally, we examine previous work on partitioned register-set machines.

2.1 Instruction Scheduling Problem

Instruction scheduling is the process by which a compiler reorders the instructions of a program in an attempt to decrease its running time, reduce its code size or improve other aspects of the program. Figure 2.1 shows an example. Assume that the processor has only one functional unit: memory access operations take three cycles; and all other operations take one cycle. The original code on the left takes 8 cycles while the carefully scheduled code on the right only takes 5 cycles. The NOP operations denote the cycles in which the machine has to wait for results of previous operations. The scheduled code better hides the latency of memory access operations. Notice that the scheduled code must use more registers.

VLIW and superscalar machines use multiple functional units to increase their peak performance. To produce good code for them, the compiler must expose enough instruction level parallelism (ILP) to keep the various functional units busy. Consider the code fragment in Figure 2.2(a). Assume that the machine has two identical functional units: multiply takes two cycles; addition and subtraction take one cycle.
LOAD @a => r0  LOAD @a => r0
NOP                  NOP
NOP
ADD r0 r0 => r2 ADD r0 r0 => r2
LOAD @b => r1 ADD r1 r2 => r3
NOP
NOP
ADD r1 r2 => r3

(a) Before scheduling (b) After scheduling

Figure 2.1: Instruction scheduling example

Instruction level parallelism is exploited by the scheduled code in Figure 2.2(b) —
when one functional unit is busy with a multiply, an addition and a subtraction are
issued to the other functional unit. The amount of ILP available is subject to data
dependence. For example, in Figure 2.2(b) we cannot move the last add into an
earlier cycle because it has to wait for the results of previous operations.

Since general instruction scheduling problem is NP-complete [22], a number of
heuristic methods have been developed that give approximate solutions. Among them,
list scheduling [16, 14] is the dominant method. More advanced techniques, such as
trace scheduling and software pipelining, typically use list scheduling to perform the
actual assignment of operations into specific cycles.

List scheduling is a greedy algorithm driven by heuristics. To preserve program’s
correctness, the scheduler first builds a data precedence graph (DPG). Nodes in DPG
represent operations, edges represent data dependences. An edge from node A to
node B means operation B depends on operation A. The DPG for the code fragment
in Figure 2.2 is shown in Figure 2.3. Each operation is also assigned a priority
using some heuristics such as latency-weighted depth. After DPG is constructed the
scheduler picks ready operations in order of priority and fills them into the schedule
cycle by cycle.
ADD r0 r1 => r0
MUL r1 r2 => r2
SUB r0 r4 => r0
SUB r2 r5 => r2
ADD r2 r0 => r3

(a) Before scheduling

MUL r1 r2 => r2 | ADD r0 r1 => r0
NOP | SUB r0 r4 => r0
SUB r2 r5 => r2 | NOP
ADD r2 r0 => r3 | NOP

(b) After scheduling

Figure 2.2: Instruction level parallelism

Figure 2.3: A data dependence graph
2.2 Massively Scalar Compiler Project

Our instruction scheduler is part of the research compiler built and maintained by the Massively Scalar Compiler Project [3] at Rice University. Figure 2.4 shows the structure of the MSCP compiler. The front end of the compiler translates C or Fortran code into an intermediate representation called iLOC. ILOC is designed as the assembly language for an abstract RISC-like architecture. The iLOC code is then passed through various optimization phases. Finally the back end generates C code from iLOC.

The instruction scheduler is a component of the back end. It reads in the architecture description file for a target machine then schedules the code according to the specific architecture.

Different from commercial compilers, the back end of our research compiler produces C code instead of machine code. This C code can be instrumented to gather various statistics such as static operation count and dynamic instruction count. It is then compiled by standard C compilers and executed. By doing this, we are able to simulate the compiled code on abstract architectures with desired properties and evaluate quality of the code.

There are various optimization passes within the optimizer. All the benchmarks we tested were heavily optimized prior to scheduling. The optimizations we used include global value numbering, lazy code motion, algebraic re-association, operator strength reduction, constant propagation, peephole optimization and dead code elimination.
2.3 Architectural Models

Partitioned register sets appeared in a number of commercial machines from Multiflow TRACE in the 1980’s to the TMS320C6xxx DSP chips developed by Texas Instruments recently. Our hypothetical two cluster machine model is based on the Texas Instruments TMS320C6xxx chips[13] which resemble the drawing in Figure 1.1. It consists of two identical clusters and is able to issue eight operations each cycle. Each cluster has four functional units, a register file, and an inter-cluster data bus to reach the other cluster. The functional units execute operations from the ILOC instruction set [4]. The four functional units are an integer unit, a floating-point unit, a control unit, and a memory access unit. To simplify the compiler, we assume that each ILOC operation is supported on exactly one of the four types of functional unit. Operation latencies are as follows: Integer operations take a single cycle, except for a two-cycle multiply. Floating point operations take three cycles, except for the six cycle multiply. Inter-cluster copies take one cycle. Branches require six cycles, while memory operations take five cycles. The odd ILOC operations that represent intrinsic functions (SIN, LOG, SQRT, etc.) take thirty cycles. We also assume that all functional units are fully pipelined, i.e. any functional unit can start a new operation in any cycle.

Our initial experiments in Chapter 4 assume an unlimited number of registers. Chapter 5 refines the results by restricting the register sets to practical size — each cluster has 32 integer and 32 floating-point registers.

As a VLIW machine, TMS320C6xxx requires NOP operations to be inserted into the scheduled code for cycles in which no operation starts. TMS320C6xxx has a multiple-cycle NOP operation which takes number of idle cycles as its only argument. Use of this special multiple-cycle NOP operation is reflected in our measurement of code size in Section 3.4.

In Chapter 3 and Chapter 4 we will also evaluate various algorithms using a four cluster architectural model. It is similar to the two cluster model but has four
identical clusters and can issue 16 operations each cycle. Each cluster has a distinct inter-cluster path to each other cluster.

2.4 Benchmarks

To evaluate various algorithms, we selected seven Fortran and C benchmark programs. Table 2.1 presents some basic statistics of these programs. Dduc, fpppp, and tomcatv are taken from the Spec '89 benchmark suite. Rkf45 and svd come from a library of programs distributed with Forsythe, Malcolm, and Moler's numerical algorithms text [13]. Nsieve is the well-known Sieve of Eratosthenes benchmark written by Al Aburto. Fft is a 3-D fast Fourier transform written in C.

<table>
<thead>
<tr>
<th></th>
<th>doduc</th>
<th>fpppp</th>
<th>tomcatv</th>
<th>rkf45</th>
<th>svd</th>
<th>fft</th>
<th>nsieve</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Routines</td>
<td>45</td>
<td>16</td>
<td>2</td>
<td>6</td>
<td>2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Source Lines</td>
<td>5.354</td>
<td>2.620</td>
<td>210</td>
<td>690</td>
<td>382</td>
<td>1.037</td>
<td>326</td>
</tr>
<tr>
<td>ILOC Lines</td>
<td>36.728</td>
<td>12.821</td>
<td>1.359</td>
<td>1.527</td>
<td>2.427</td>
<td>2.754</td>
<td>733</td>
</tr>
</tbody>
</table>

Table 2.1: Benchmark statistics

2.5 Previous Work

There are several previous algorithms for cluster assignment and instruction scheduling for partitioned register-set machines.

The Bulldog [11] compiler is the first study of this problem. It uses a two-phase approach — the first pass assigns each operation to a cluster. then the second pass uses list scheduling to construct a schedule that respects the cluster assignments. The Bottom-Up Greedy (BUG) algorithm is used in the assignment phase. The idea is to make a trial schedule focusing on the issue of minimizing the amount of data transfer latency. BUG does a depth first traversal of the DPG, starting at roots (representing
output values) working towards leaves (representing input values), at each node the best functional unit available at the time is chosen. The search is guided by the latency-weighted depth of the nodes, so that a critical path of the computation is always searched first.

The Multiflow Trace Scheduling Compiler [17] studied the ineffectiveness of BUG on highly parallel code and proposed a revised algorithm. The algorithm first partitions code into components, each of which contains relatively little parallelism and a relatively large amount of shared data. It then creates a partitioning of the components into equivalence classes. Two components are in the same equivalence class if one contains an operation whose result is read by other. During the assignment phase, each time a functional unit is chosen for an operation, the equivalence class becomes associated with the cluster containing the functional unit. When alternative functional units are considered for an operation, a penalty is imposed if the operation’s equivalence class has an associated cluster different from the given cluster.

In their study of Limited Connectivity VLIW Architecture [5], Capitanio et al. gave a methodology that first schedules the code using Percolation Scheduling [19] then divides the code into substreams that minimize inter-cluster communication, and finally inserts necessary copy operations and recompacts the code. Using this methodology, they investigated different trade-offs in partitioned register set architecture design.

Özer et al. proposed an algorithm that brings together cluster assignment and scheduling into a single unified phase. They call their method “unified assign and schedule” (UAS) [20]. To integrate cluster assignment into list scheduling, UAS considers each possible cluster assignment for each ready operation. It checks the availability of a functional unit for the operation: if a functional unit is available, it checks the inter-cluster data paths to see if the necessary data-movement can be scheduled. It chooses the first cluster where the operation and its inter-cluster data-motion fits. They tested five priority functions for ordering the list of clusters and showed that UAS outperforms BUG.
Chapter 3

Scope of Instruction Scheduling

A good instruction scheduler for partitioned register-set machines must expose sufficient instruction level parallelism to effectively utilize the parallel hardware. As pointed out by the literature [11, 12, 17] only severely limited parallelism exists within basic blocks. To keep wide machines busy, we need to find more TLP by looking across basic block boundaries.

To select a suitable scheduling scope for our instruction scheduler, we investigated five scheduling methods with different scopes: basic block scheduling, trace scheduling, extended-basic-block scheduling without code duplication, extended-basic-block scheduling with code duplication and superblock scheduling. A basic block is a maximal length sequence of straight line code. Basic block scheduling simply applies list scheduling to basic blocks. Trace, extended-basic-block and superblock scheduling are described in the first three sections. Experimental results are presented and analyzed in the last two sections.

3.1 Trace Scheduling

Fisher [12] first described an algorithm called trace scheduling (TS) which has become a widely accepted instruction scheduling algorithm. TS divides a program into traces. A trace is a sequence of operations to be scheduled together.

In a flow graph, the scheduler tries to pick a path that is most likely to be executed. To do this, it uses profile data or estimates of how often each block executes. The scheduler first finds the basic block with the highest estimated execution count, then grows the trace forward and backward from this block.
When growing the trace backward and forward, the same criteria are used for picking the next “good” block to add to the trace. In either case, the “best” flowgraph edge is chosen from a set of candidate edges: going forward, the candidate edges are those leaving the current end of the trace; going backward, the candidate edges are those entering the current beginning. An edge is best among all candidates if the scheduler considers it most likely to proceed along it. The trace stops growing forward (backward) when there is no good successor (predecessor) or the chosen block has already been scheduled within an earlier trace.

Because trace scheduling attempts to schedule earlier traces as fast as possible at cost of making later traces longer, picking good traces is extremely important. Profile information or estimate of execution frequency is used to guide the selection of traces. Execution counts of each basic block and branch-taken frequencies are collected during profile-gathering runs over typical data. If no typical data is available, we assume a $10^l$ execution count for each basic block ($l$ is the loop depth of the block) and a 50% probability for each branch to be taken.

List scheduling as described in Section 2.1 is used to schedule each trace. The scheduler reorders the trace, filling each cycle with operations from separate points on the trace. Using latency-weighted depth priority heuristic, time critical operations are usually scheduled early, while non-critical operations are often delayed.

Because of the movement of operations with respect to conditional jumps off the trace (splits) and jumps into the trace (joins), the scheduler has to insert new operations in front of off-trace successors or at the end of off-trace predecessors to preserve correctness of the program. This process of inserting correctness-preserving operations is called bookkeeping.

Figure 3.1 shows an example of bookkeeping at splits. Assume that the scheduler picks $B_1$, $B_2$ and $B_3$ to form a trace and schedules the trace as shown in (b). Notice that two operations $i = i + 1$ and $j = j - 1$ have been moved below the split. The program becomes incorrect. Copies of these two operations must be inserted on the
off-trace edge of the split (as shown in (c)) to preserve correctness of the program. Similarly we also need to do bookkeeping at joins. Figure 3.2 illustrates an example of this.

To preserve correctness, there are some restrictions on movement of operations respect to conditional jumps when scheduling a trace. Any operation that writes to some live-in variable(s) of any off-trace successor cannot be moved above the split. For example, the operation $k = k \times k$ in Figure 3.1 is not allowed to move above the split since $k$ is a live-in variable of the off-trace block $B_4$. Similarly operations that write on variables live out of off-trace blocks cannot be moved down a join. For example $j = j - 1$ in Figure 3.2 is not allowed to move down beyond the join. Such restrictions are encoded into the DPG by adding “pseudo-dependence” edges. For instance, a pseudo-dependence edge from the conditional branch in $B_1$ to $k = k \times k$ must be added in the DPG for Figure 3.1(a) to prevent $k = k \times k$ from moving above the split. A trace can be scheduled just like a basic block after all restrictions have been encoded into its DPG.

A more detailed description of trace scheduling algorithm can be found in Ellis’s thesis [11].

### 3.2 Extended Basic Block Scheduling

An extended basic block (EBB) is a sequence of basic blocks, $B_1, B_2, \ldots, B_k$ such that for $1 \leq i < k$, $B_i$ is the only predecessor of $B_{i+1}$, and $B_1$ does not have a unique predecessor [1] [10]. Figure 3.3 shows a control flow graph (DPG) of 5 blocks. There are several distinct EBBs: $(B_1, B_2, B_4)$, $(B_1, B_3)$ and $(B_5)$. Since compiler cannot schedule within one instance a block such as $B_1$ in two conflicting ways, we must form EBBs as disjoint sets of basic blocks for scheduling. One possible partition is $(B_1, B_2, B_4)$, $(B_3)$ and $(B_5)$. Another feasible partition is $(B_1, B_3)$, $(B_2, B_4)$ and $(B_5)$.

Our EBB scheduler picks next EBB from the control flow graph in a similar way to the trace scheduler picking next trace. It first finds the basic block with the
Figure 3.1: Example of bookkeeping at split
Figure 3.2: Example of bookkeeping at join
highest estimated execution count. then grows the EBB forward and backward from this block. The EBB stops growing backward when the current block has more than one predecessors or its only predecessor belongs to an already scheduled EBB. To grow forward, the scheduler picks a "good" successor with the additional condition that the chosen block has only one predecessor. The EBB stops growing forward when there is no good predecessor or the chosen predecessor has already been scheduled.

There are a number of EBB construction heuristics different from ours, but Philip Schielke's thesis [21] suggests that none of these heuristics has any clear advantage over others.

By definition, an EBB has no join inside it. We only need to worry about movement of operations respect to splits. To preserve correctness, any operation which writes on some live-in variable of any successor outside the EBB is not allowed to move up beyond a split.

We tested two versions of EBB scheduling: EBB scheduling without code duplica-
tion (EBB1) and EBB scheduling with code duplication (EBB2). EBB1 doesn’t allow operations to move down a split, thus no bookkeeping is necessary.

As with trace scheduling, after the restrictions on code motion have been encoded into DPG, an EBB can be scheduled just like a basic block.

3.3 Superblock Scheduling

Hwu et al.[18] proposed an algorithm called superblock scheduling (SB). A superblock is a trace which has no side entrance. Control can only enter from the top but may leave in the middle of a superblock. Superblocks are formed in two steps: first traces are identified in exactly the same way as trace scheduling; second a copy is made of the tail portion of the trace from the first side entrance to the end (tail duplication) then all side entrances are moved to the corresponding duplicated basic blocks. Figure 3.4 shows an example.

Since there is no side entrance for a superblock, bookkeeping only need to be done at splits. The restrictions are identical to those for an EBB, and they are handled the same way. After restrictions of code movement have been encoded into DPG, a superblock can be scheduled like a basic block.

3.4 Experimental Results

Experimental results for five scheduling algorithms are listed in Table 3.1 and Table 3.2 in order of enlarging scope. The dynamic instruction count listed in Table 3.2 is the total number of instructions executed in a run of scheduled code. Here we make a distinction between operation and instruction: an instruction is defined as a set of operations that begin in the same cycle on different functional units. Therefore the dynamic instruction count represents the execution time of scheduled code. The static operation count listed in Table 3.2 is the number of operations in the scheduled code. It reflects the size of the scheduled code. Because of the use of
Figure 3.4: Example of tail duplication in superblock scheduling
multiple-cycle NOP operation in our hypothetical machine models, consecutive NOP operations are counted as one operation.

As shown in Table 3.1, enlarging the scope of scheduling reduces the execution time of the scheduled code. Since EBB, TS and SB can schedule more than one basic blocks a time, they are able to exploit more instruction level parallelism and produce faster code than BB. EBB2 can reorder operations more freely than EBB1 therefore it has more chances to produce faster code than EBB1. Since branches are allowed out of and into the middle of a trace, a trace could be much longer than an extended basic block, therefore TS can find more ILP and produce faster code than EBB scheduling. Because tail duplication allows later traces to be more freely scheduled without restrictions from scheduling decisions of earlier traces. SB can produce faster code than TS. SB gives the fastest code overall, up to 36.6% faster than BB (for svd).

Table 3.2 shows the trend of increasing code size with scope of scheduling enlarged. Because the bookkeeping process duplicates some operations, EBB2, TS and SB produce larger code than BB and EBB1. Since SB also copies whole blocks during tail duplication, it produces much longer code than other scheduling algorithms, up to 28.3% larger than BB (for fpppp).

Although there is no code duplication by EBB1, Table 3.2 shows a slight increase of code size from BB to EBB1. After reordering operations in an extended basic block, sometimes the scheduler must insert some NOPs in front of the off-trace successor block to let all operations before the split finish. otherwise the code would not be correct. These NOPs make code produced by EBB1 slightly larger than that by BB.

3.5 Speed and Size Trade-off

For many years, compiler optimizations and scheduling techniques have been focused on making code faster. With digital signal processors (DSPs) being widely used in embedded systems and network computing gaining popularity, the size of compiled code becomes increasingly important. In embedded systems the compiled code is
<table>
<thead>
<tr>
<th></th>
<th>BB</th>
<th>EBB1</th>
<th>EBB2</th>
<th>TS</th>
<th>SB</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td># insts</td>
<td># insts</td>
<td>% dec.</td>
<td># insts</td>
<td>% dec.</td>
</tr>
<tr>
<td>doduc</td>
<td>13921493</td>
<td>11571599</td>
<td>16.9</td>
<td>11145466</td>
<td>19.9</td>
</tr>
<tr>
<td>fft</td>
<td>15452275</td>
<td>14736742</td>
<td>4.8</td>
<td>14601080</td>
<td>5.7</td>
</tr>
<tr>
<td>fppp</td>
<td>144723272</td>
<td>137550328</td>
<td>6.2</td>
<td>13427304</td>
<td>7.2</td>
</tr>
<tr>
<td>msieve</td>
<td>3810923264</td>
<td>3489669120</td>
<td>8.4</td>
<td>3489669120</td>
<td>8.4</td>
</tr>
<tr>
<td>rKF45</td>
<td>484817</td>
<td>123435</td>
<td>12.7</td>
<td>376374</td>
<td>22.1</td>
</tr>
<tr>
<td>svd</td>
<td>13195</td>
<td>10288</td>
<td>22.0</td>
<td>9211</td>
<td>30.2</td>
</tr>
<tr>
<td>tomcatv</td>
<td>103367456</td>
<td>379695200</td>
<td>5.9</td>
<td>349408184</td>
<td>13.1</td>
</tr>
</tbody>
</table>

**Table 3.1**: Dynamic instruction counts after scheduling

<table>
<thead>
<tr>
<th></th>
<th>BB</th>
<th>EBB1</th>
<th>EBB2</th>
<th>TS</th>
<th>SB</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td># insts</td>
<td># insts</td>
<td>% inc.</td>
<td># insts</td>
<td>% inc.</td>
</tr>
<tr>
<td>doduc</td>
<td>38038</td>
<td>38201</td>
<td>0.4</td>
<td>40465</td>
<td>6.4</td>
</tr>
<tr>
<td>fft</td>
<td>1982</td>
<td>2926</td>
<td>2.2</td>
<td>2138</td>
<td>7.9</td>
</tr>
<tr>
<td>fppp</td>
<td>13723</td>
<td>13751</td>
<td>0.2</td>
<td>16223</td>
<td>18.2</td>
</tr>
<tr>
<td>msieve</td>
<td>295</td>
<td>298</td>
<td>1.0</td>
<td>308</td>
<td>4.4</td>
</tr>
<tr>
<td>rKF45</td>
<td>1664</td>
<td>1660</td>
<td>-0.2</td>
<td>1771</td>
<td>6.4</td>
</tr>
<tr>
<td>svd</td>
<td>2523</td>
<td>2537</td>
<td>0.6</td>
<td>2648</td>
<td>5.0</td>
</tr>
<tr>
<td>tomcatv</td>
<td>1359</td>
<td>1383</td>
<td>1.8</td>
<td>1612</td>
<td>18.6</td>
</tr>
</tbody>
</table>

**Table 3.2**: Static operation counts after scheduling
often burnt into a read-only memory, or ROM. Smaller code size can make the ROM smaller hence reduce overall system’s cost. In web applications, shorter code can reduce user’s waiting time for code transmission. Some recent research work has focused on reducing code size[8, 9].

Since partitioned register-set architecture appears in a number of DSP chips such as Texas Instruments TMS320C6xxx series, we want to pick a base scheduling algorithm which gives a good trade-off between code size and speed.

From comparison of all 5 scheduling algorithms we can see TS gives the best result. It produces second fastest code, only 1% slower than SB in average, while the growth of code size is much more moderate than SB. 42% larger than BB in average compared to SB’s 161%. We will use trace scheduling through our study on partitioned register-set machines, but similar results can be obtained with other scheduling algorithms.

It is worth noticing that EBB1 is the most attractive choice when code size is critical. It produces code 11% faster than BB in average with negligible growth in code size. Philip Schielke’s thesis includes work on global scheduling techniques that do not replicate code[21]. Our numbers corroborate his results.

To address more about our concern of code size we also add an optional switch in our implementation of the scheduler — when code growth exceeds a limit set by the user, the switch will be turned on and SB, TS or EBB2 will degenerate to EBB1 for all remaining code.
Chapter 4

Assign and Schedule

In this chapter, we study cluster assignment and scheduling for partitioned register-set machines assuming each register set has unlimited number of registers. Section 4.1 introduces the combined cluster assignment and instruction scheduling problem. Section 4.2 and 4.3 describe two algorithms adapted from previous work on this problem. Section 4.4 proposes two new algorithms. Experimental results are presented in Section 4.5.

4.1 Introduction

The partitioned register-set machines present a new set of challenges to compiler designers. The compiler must place each operation in a specific cluster and then work to ensure that its operands are either available in the local register file or available in a timely fashion over the inter-cluster data path. These problems are complicated by the latency and limited capacity of the inter-cluster data path.

Figure 4.1 shows an example of cluster assignment and schedule. Assume that a two cluster machine has one functional unit in each cluster: multiply takes 2 cycles; memory access operations take three cycles; all other operations take one cycle; the inter-cluster data buses support one read in each direction every cycle — one read from Cluster 2 by Cluster 1 and one read from Cluster 1 by Cluster 2; the latency of an inter-cluster copy is one. The code segment in (a) is assigned and scheduled on one cluster only. It takes 10 cycles. These operations can be assigned to both clusters as shown in (b). The resulting scheduled code only takes 8 cycles. Here we assume that all live-in variables are initially stored in register file of Cluster 1 only.
### Cluster 1

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD @a =&gt; r3</td>
<td>LOAD @a =&gt; r3</td>
<td>LOAD @b =&gt; r4</td>
</tr>
<tr>
<td>LOAD @b =&gt; r4</td>
<td>ADD r1 r2 =&gt; r2</td>
<td>COPY r0 =&gt; r0'</td>
</tr>
<tr>
<td>SUB r1 r0 =&gt; r1</td>
<td>SUB r1 r0 =&gt; r1</td>
<td>COPY r2 =&gt; r2'</td>
</tr>
<tr>
<td>MUL r3 r0 =&gt; r3</td>
<td>MUL r3 r0 =&gt; r3</td>
<td>ADD r4' r2' =&gt; r4'</td>
</tr>
<tr>
<td>ADD r1 r2 =&gt; r2</td>
<td>NOP</td>
<td>SUB r4' r0' =&gt; r4'</td>
</tr>
<tr>
<td>SUB r3 r1 =&gt; r3</td>
<td>SUB r3 r1 =&gt; r1</td>
<td>ADD r4' r4' =&gt; r4'</td>
</tr>
<tr>
<td>ADD r4 r2 =&gt; r4</td>
<td>COPY r4' =&gt; r4</td>
<td>NOP</td>
</tr>
<tr>
<td>SUB r4 r1 =&gt; r4</td>
<td>SUB r3 r4 =&gt; r3</td>
<td>NOP</td>
</tr>
<tr>
<td>ADD r4 r4 =&gt; r4</td>
<td>SUB r3 r4 =&gt; r3</td>
<td></td>
</tr>
<tr>
<td>SUB r3 r4 =&gt; r3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(a) using one cluster

### Cluster 1

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD @a =&gt; r3</td>
<td>COPY r0 =&gt; r0'</td>
<td>COPY r3 =&gt; r3'</td>
</tr>
<tr>
<td>LOAD @b =&gt; r4</td>
<td>COPpy r1 =&gt; r1'</td>
<td>COPY r3 =&gt; r3'</td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r1' r0' =&gt; r1'</td>
<td>COPY r3 =&gt; r3'</td>
</tr>
<tr>
<td>COPY r1' =&gt; r1</td>
<td>MUL r3' r0' =&gt; r3'</td>
<td></td>
</tr>
<tr>
<td>ADD r1 r2 =&gt; r2</td>
<td>NOP</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>COPY r3' =&gt; r3</td>
<td>COPY r4 =&gt; r4'</td>
<td></td>
</tr>
<tr>
<td>COPY r4' =&gt; r2</td>
<td>ADD r4' r2' =&gt; r4'</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r4' r1' =&gt; r4'</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>COPY r4' =&gt; r4</td>
<td>ADD r4' r4' =&gt; r4'</td>
<td></td>
</tr>
<tr>
<td>SUB r3 r4 =&gt; r3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(b) a good assignment on two clusters

### Cluster 1

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD @a =&gt; r3</td>
<td>COPY r0 =&gt; r0'</td>
</tr>
<tr>
<td>LOAD @b =&gt; r4</td>
<td>COPY r1 =&gt; r1'</td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r1' r0' =&gt; r1'</td>
</tr>
<tr>
<td>COPY r3' =&gt; r3</td>
<td>MUL r3' r0' =&gt; r3'</td>
</tr>
<tr>
<td>ADD r1 r2 =&gt; r2</td>
<td>NOP</td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r3' r1' =&gt; r3'</td>
</tr>
<tr>
<td>NOP</td>
<td>COPY r4 =&gt; r4'</td>
</tr>
<tr>
<td>COPY r4' =&gt; r2</td>
<td>ADD r4' r2' =&gt; r4'</td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r4' r1' =&gt; r4'</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
</tr>
<tr>
<td>COPY r4' =&gt; r4</td>
<td>ADD r4' r4' =&gt; r4'</td>
</tr>
<tr>
<td>SUB r3 r4 =&gt; r3</td>
<td></td>
</tr>
</tbody>
</table>

(c) a bad assignment on two clusters

---

Figure 4.1 : Example of cluster assignment
and all live-out variables need to be present in Cluster 1 at the end of execution. Any register name with a prime denotes a register in Cluster 2. Inter-cluster copies such as \( COPY \ r2 \Rightarrow r2' \) are carefully inserted into the code to ensure all operands are available when an operation is executed.

Not all assignments over two clusters produce faster scheduled code than using only one cluster. Figure 4.1 shows a bad assignment that produces code which needs 3 more cycles than the single cluster code.

From the example we can see that a good assignment attempts to exploit instruction level parallelism by distributing operations to all clusters. At the same time it also places operations close to their operands to reduce the effect of inter-cluster copy latency. On the other hand, a bad assignment puts too many operations in one cluster and/or places operations far away from their operands. For example, in Figure 4.1(c), assigning \( MUL \ r3 \ r0 \Rightarrow r3 \) to Cluster 2 requires the extra inter-cluster copy from \( r3 \) to \( r3' \) which causes a delay of one cycle.

If each cluster has multiple functional units, more off-cluster operands will appear in the scheduled code than in our example. Ready operations have to compete for the use of limited capacity inter-cluster data buses and some of them must wait for the buses to be free. Again, closeness to operands, hence reduced inter-cluster data communication, is preferred.

These observations are reflected in design of our algorithms in later sections.

### 4.2 Bottom-Up Close Algorithm

The Bottom-Up Close algorithm (\texttt{BUC}) is adapted from Ellis' Bottom-Up Greedy algorithm (\texttt{BUG})[11]. Like \texttt{BUG}, \texttt{BUC} is a two-phase algorithm. The first pass assigns each operation to a cluster. The second pass uses list scheduling to construct a schedule that respects the cluster assignments. \texttt{BUC} extends \texttt{BUG} by trying to balance the load across functional units and clusters.

Figure 4.2 shows a high-level sketch of the recursive \texttt{BUC} assignment algorithm.
\textbf{buc.assign}(dpg\_node, sibling\_locations)
{
    \text{operand\_locations} = \textit{empty}
    \text{foreach operand node} \textit{op\_node} \text{of} \textit{dpg\_node}
        \text{buc.assign}(\textit{op\_node, operand\_locations})
    \textit{dpg\_node.cluster} = \textit{best.cluster}(\textit{operand\_locations, siblings\_locations, load})
    \text{update} \textit{sibling\_locations}
    \text{update} \textit{load}
}

\textbf{Figure 4.2} : Cluster assignment in BUC

It starts with a depth first traversal of the DPG, starting at the roots (representing output values) and working towards the leaves (representing input values). At each level, the search chooses the node with the largest latency-weighted depth in the the DPG. This focuses attention on the critical path through the computation. To process an operation, the algorithm first recurses on its operands. After each operand has a cluster assignment, the operation itself is assigned to the best cluster at the time. The \textit{best.cluster} function picks the cluster closest to all the operands and any of its siblings that have already been assigned. We call two nodes \textbf{siblings} if they are both operands in the same operation. As the algorithm traverses the tree, it records the cluster assignment for each operation and passes that information along for any as-yet-unassigned siblings. The computation of closeness is a simple weighted computation that takes into account inter-cluster transfer costs. It breaks ties in favor of the cluster with fewer assigned operations and, thus, less load.

Because it uses depth-first search and a latency-weighted depth priority scheme, BUC tends to place operations on the critical path together. The load-guided tie-
breaking heuristic tries to distribute the off-critical-path computations onto other clusters in order to achieve a more balanced load.

4.3 Unified Assign and Schedule

Ozer et al. proposed an algorithm that brings together cluster assignment and scheduling into a single unified phase. They call their method "unified assign and schedule" (UAS) [20]. A high-level sketch of the UAS algorithm is shown in figure 4.3.

The outer loop of the algorithm works in the same way as a list scheduler — ready operations are filled into the schedule cycle by cycle. Once a cycle is scheduled, it is never revisited. In the inner loop, to integrate cluster assignment into scheduling, UAS considers each possible cluster assignment for each operation it schedules. It first forms a prioritized list of clusters on which the current operation can possibly be scheduled. Then, in priority order, each cluster is examined to see if it has a free functional unit for the operation: if a functional unit is available, the inter-cluster data paths are checked to see if the necessary data-movement can be scheduled.

```plaintext
unified_assign_and_schedule()
{
    while(unscheduled operations exist)
        form a list of data-ready operations
        for each data-ready operation x in order of priority
            create priority list of clusters on which x can potentially be scheduled
            for each cluster c in the priority list
                if(x can be scheduled on c and all required copy operations can be scheduled)
                    schedule x and all required copy operations
                    increment cycle counter
}
```

Figure 4.3: UAS algorithm
Özer et al. tested five priority functions for ordering the search of clusters. Their experiments showed that UAS with all priority functions except for random ordering outperforms BUG.

4.4 Top-Down First and Top-Down Close Algorithm

As pointed out by Özer et al., BUG does not perform well because cluster assignment is separated from scheduling: the assignment phase has trouble anticipating the actual use of functional units and inter-cluster data buses. Inevitably, a few decisions made by the assignment phase will keep functional units and inter-cluster buses unnecessarily idle in some cycles. UAS successfully solved this by integrating assignment and scheduling into the same phase. Unfortunately it causes a new problem: the act of assigning an operation to a specific cluster during scheduling can create the need for inter-cluster copies that did not exist in the code presented to scheduler: because UAS moves monotonically forward in the schedule, it cannot put these copies into earlier cycles where free slots are still available: unnecessary delays may be caused by late copies.

Consider the code fragment in Figure 4.4(a). Assume that a two cluster machine has one functional unit per cluster: multiply takes two cycles; memory access operations take three cycles; all other operations take one cycle: live-in variables are initially present in both clusters. The best schedule that UAS can produce is shown in Figure 4.4(b). Apparently if we move COPY \( r1' \rightarrow r1 \) to cycle 3 as shown in Figure 4.4(c), a cycle can be saved. UAS cannot achieve this: the inter-cluster copy did not exist when it scheduled cycle 3; when the scheduler finds out that a copy operation is needed for the add operation at cycle 5, the best it can do is to schedule the copy in the current cycle and the add operation to the next cycle. This suggests that revisiting earlier cycles may be necessary. The better schedule in Figure 4.4(c) can be easily achieved by revisiting: when the scheduler finds out a copy is needed at cycle 5, it revisits all cycles after the latest write to \( r1 \) and finds out that the copy
LOAD @a => r2
MUL r1 r0 => r1
SUB r3 r0 => r3
SUB r2 r0 => r2
ADD r3 r1 => r3
ADD r2 r1 => r1

(a) unscheduled code

<table>
<thead>
<tr>
<th>Cluster 1</th>
<th>Cluster 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD @a =&gt; r2</td>
<td>MUL r1 r0 =&gt; r1</td>
</tr>
<tr>
<td>NOP</td>
<td>NOP</td>
</tr>
<tr>
<td>NOP</td>
<td>SUB r3 r0 =&gt; r3</td>
</tr>
<tr>
<td>SUB r2 r0 =&gt; r2</td>
<td>ADD r3 r1 =&gt; r3</td>
</tr>
<tr>
<td>COPY r1' =&gt; r1</td>
<td>NOP</td>
</tr>
<tr>
<td>ADD r2 r1 =&gt; r2</td>
<td>NOP</td>
</tr>
</tbody>
</table>

(b) schedule produced by UAS

<table>
<thead>
<tr>
<th>Cluster 1</th>
<th>Cluster 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD @a =&gt; r2</td>
<td>MUL r1 r0 =&gt; r1</td>
</tr>
<tr>
<td>NOP</td>
<td>NOP</td>
</tr>
<tr>
<td>COPY r1' =&gt; r1</td>
<td>SUB r3 r0 =&gt; r3</td>
</tr>
<tr>
<td>SUB r2 r0 =&gt; r2</td>
<td>ADD r3 r1 =&gt; r3</td>
</tr>
<tr>
<td>ADD r2 r1 =&gt; r2</td>
<td>NOP</td>
</tr>
</tbody>
</table>

(c) a better schedule by revisiting earlier cycles

Figure 4.4: Example of revisit
can be put into the free slot at cycle 3.

In above discussion we have not considered the possibility that in cycle 5 the value $r1$ actually can be read directly over the inter-cluster data bus. The reason is: In practice, each cluster usually has multiple functional units; the inter-cluster data bus probably has already been taken by other operation(s). Even if the bus is available, we still prefer inserting a copy in earlier cycles because (1) it may give other operations the opportunity to be scheduled in the current cycle (2) the copied value could be used by later operations.

We developed two related algorithms that not only combine assign and schedule into the same phase but also revisit earlier cycles to insert inter-cluster copies. We call them Top-Down First (TDF) and Top-Down Close (TDC). Figure 4.4 gives an outline of TDC. It differs from BUC in that BUC traverses the DPG bottom-up (from outputs to inputs), while TDC traverses the DPG top-down (from inputs to outputs). At each cycle, the data-ready operations are considered in order of depth-weighted latency. For an operation $o$, if all its operands reside in cluster $c$ and the appropriate functional unit in $c$ is free, then $o$ is assigned to $c$ and scheduled into the current cycle. If the operands reside on multiple clusters, TDC looks for a free functional unit to execute $o$ and then looks backward in the schedule for cycles where the needed inter-cluster transfers can be placed. If copies can be inserted to make all of $o$'s operands available on cluster $b$ in the current cycle, it schedules $o$ onto $b$ in the current cycle. If some of operands cannot be pre-copied, the algorithm checks to see if the inter-cluster data buses are available in the current cycle to read them directly. Copying is preferred over direct use because a copied value can be reused by other operations in the same cluster. After an operation and any necessary inter-cluster copies are scheduled, usage of resources such as functional units, inter-cluster data buses and registers is updated.

TDF is similar to TDC except for the order it uses to check the clusters. In TDC, the clusters are scored by the closeness of operands and considered in closest-first


tdc_assign_and_schedule()
{
    data_ready_set = all leaf nodes in dpg
    running_set = empty
    while(data_ready_set or running_set not empty)
        foreach op in data_ready_set, ordered by latency-weighted depth
            for each cluster c in order of closeness to operands of op
                if(!resource_conflict(op, c))
                    assign and schedule op to c
                    insert necessary inter-cluster copies
                    remove op from data_ready_set
                    add op to running_set
                    update resource usage
                    break
            increment cycle counter
            remove finished operations from running_set
            add data ready operations to data_ready_set
}

resource_conflict(op, assigned_cluster)
{
    if functional unit for op in assigned_cluster is busy
        return true
    foreach operand x of op not present in assigned_cluster
        if a copy can be inserted in previous cycles to move x to assigned_cluster
            continue
        else if x can be read directly from neighboring cluster in current cycle
            continue
        else
            return true
    return false
}

Figure 4.5 : TDC algorithm
order. In TDF, clusters are considered in canonical order, with no preference given for closeness.

Because they reconsider already scheduled cycles, both TDF and TDC can be more expensive than UAS. In practice, the size of scheduled blocks is often short, limiting this effect. We can limit the amount of extra work by limiting the algorithm to looking at the $k$ previous cycles. Reasonably small values of $k$, such as 20 cycles, should avoid the asymptotic problems while discovering most of the opportunities.

4.5 Experimental Results

To compare the performance, we implemented these four algorithms in our research compiler and tested them on seven benchmarks against the two-cluster and four-cluster machine models which are described in Section 2.3. Trace scheduling is used in our experiments.

Our implementation of UAS limits itself to scheduling operations where all the off-cluster operands can be read directly from the remote register files. This excludes any solution with inter-cluster copies. The published description of UAS [20] states "...If copies can be scheduled on their respective clusters, i.e. there are enough available inter-cluster buses in the current cycle, in Step 6, the current operation and associated copies are scheduled (in the current cycle) ..." This is incorrect because the copied values cannot be used in the current cycle — there is a latency for inter-cluster copies. Without revisiting earlier cycles, the closest thing an UAS scheduler can do is to read these off-cluster directly without copying. Of course the scheduler can also schedule the copies in the current cycle and the current operation in the next cycle. But a delay of one cycle is caused. Although it is not clear which approach gives better performance, we believe our implementation (using the first approach) gives a good approximation of what UAS can achieve.

As suggested by Özer et al. [20], we use the Magnitude-Weighted Predecessor (CWP) priority function to order the clusters in our implementation of UAS.
<table>
<thead>
<tr>
<th></th>
<th>BUC</th>
<th>UAS</th>
<th>TDF</th>
<th>TDC</th>
<th>Fully conn.</th>
</tr>
</thead>
<tbody>
<tr>
<td>fft</td>
<td>15.506.968</td>
<td>17.273.368</td>
<td>15.324.780</td>
<td>15.324.779</td>
<td>14.995.539</td>
</tr>
<tr>
<td>fpppp</td>
<td>145.485.840</td>
<td>147.601.248</td>
<td>137.898.320</td>
<td>137.651.264</td>
<td>130.909.008</td>
</tr>
<tr>
<td>nsieve</td>
<td>3.266.130.176</td>
<td>3.929.078.784</td>
<td>3.248.809.472</td>
<td>3.248.809.472</td>
<td>3.248.780.032</td>
</tr>
<tr>
<td>rkf45</td>
<td>379.635</td>
<td>397.467</td>
<td>368.083</td>
<td>367.819</td>
<td>358.432</td>
</tr>
<tr>
<td>tomcatv</td>
<td>355.516.224</td>
<td>351.897.504</td>
<td>332.085.504</td>
<td>332.085.536</td>
<td>331.964.192</td>
</tr>
</tbody>
</table>

Table 4.1 : Cycle counts for the two cluster machine model

<table>
<thead>
<tr>
<th></th>
<th>BUC</th>
<th>UAS</th>
<th>TDF</th>
<th>TDC</th>
<th>Fully conn.</th>
</tr>
</thead>
<tbody>
<tr>
<td>fft</td>
<td>15.290.297</td>
<td>18.225.168</td>
<td>15.239.198</td>
<td>15.240.086</td>
<td>14.744.885</td>
</tr>
<tr>
<td>fpppp</td>
<td>146.414.016</td>
<td>148.099.520</td>
<td>140.140.048</td>
<td>139.993.872</td>
<td>127.103.552</td>
</tr>
<tr>
<td>rkf45</td>
<td>381.375</td>
<td>401.036</td>
<td>367.572</td>
<td>367.323</td>
<td>354.939</td>
</tr>
<tr>
<td>tomcatv</td>
<td>355.438.848</td>
<td>353.349.088</td>
<td>329.423.936</td>
<td>329.424.000</td>
<td>329.315.808</td>
</tr>
</tbody>
</table>

Table 4.2 : Cycle counts for the four cluster machine model
The results for the two-cluster machine are shown in Figure 4.1, while Figure 4.2 shows the results on the four-cluster machine. The final column in each table shows the results for a fully-connected machine with the same number of functional units as the partitioned machine. In a fully-connected machine, each functional unit can access each register, thus no inter-cluster transfer is needed. Cluster assignment and scheduling devolves into simple scheduling. This should provide a lower bound on what can be achieved with a good assign and schedule algorithm.

As expected, BUC does not perform well. Because cluster assignment is separated from scheduling, the assignment has trouble anticipating the actual use of functional units and inter-cluster data buses. This causes underuse of functional units and inter-cluster data buses. UAS is also disappointing. Because it never revisits a cycle, a significant amount of inter-cluster bandwidth is wasted. This leads to unnecessary delay of inter-cluster data transfers and thus longer execution time. Both TDF and TDC produce better code. This is due to the extra compile time that they spend trying to insert data transfers into already scheduled cycles. Better utilization of functional units and inter-cluster data buses is achieved as a result. TDC and TDF have similar performance: neither has a clear advantage over the other.
Chapter 5

Handling Finite Register Sets

The results in last chapter assume that each cluster has an unlimited number of registers. This assumption is unrealistic — real machines have relatively small register sets. In this chapter, we first examine the difficulties introduced by finite register sets, then we look for an approach to handle them.

5.1 Introduction

For fully connected (i.e., non-partitioned) machines, the problem of finite register sets is usually solved by doing register allocation before or after instruction scheduling. Unfortunately, instruction scheduling and register allocation often act against each other. When register allocation is done before instruction scheduling, spurious anti-dependences are introduced when the allocator maps multiple values to the same physical register. These anti-dependences lower the instruction level parallelism available for the scheduler to exploit. When instruction scheduling is carried out first, reordering of operations by the scheduler increases the demand for registers. This increased register pressure causes additional spill code.

On a partitioned machine, the introduction of inter-cluster transfers by cluster assignment complicates matters further. Performing allocation before TDC implicitly ignores those transfers. If the allocation is tight — that is, it has few unused registers — then TDC will be unable to duplicate values. Performing allocation after TDC deprives the cluster assignment algorithm of knowledge that might affect its decisions — the availability of registers on each cluster. If the allocation is tight, bad decisions by TDC lead to extra spills.
To find a good approach to handle finite register sets, we tested different schemes combining TDC with register allocation. The results are given in next three sections. In most of the experiments, we used a two cluster machine where each cluster has 32 integer and 32 floating-point registers.

For register allocation, we used a graph-coloring [6, 4] global register allocator that performs both clean spilling [2] and rematerialization [4].

5.2 An Initial Approach

As an initial attack on the problem, we have the compiler allocate registers for a single cluster's register set before running TDC. This has the effect of reserving a register for each unregistered value in each cluster. It provides TDC with maximal freedom, since a value in register \(i\) of one cluster has the same space allocated for it in each of the other clusters. On the other hand, the serious underallocation (only half of the registers are used for allocation) may cause a large amount of extra spill code.

To assess the impact of this underallocation, we did register allocation for different number of registers before trace scheduling on a fully connected machines. The results are shown in Table 5.1. The second column shows the result given by allocation for 64 registers. It provides the lower bound on what can be achieved by our initial strategy on a partitioned two cluster machine where each cluster has 64 registers. For comparison, the third column shows the result given by allocation for 128 registers. The final column shows the cycle counts for unlimited number of registers.

The impact of limiting the register set varies tremendously from example to example. On fppp, where demand for registers is quite high, allocation to 128 registers more than doubles the cycle count. On svd and fft, the allocator does quite well. The impact of moving from 128 registers to 64 registers is less dramatic, but significant. With fppp, the 64 register code takes 15% longer than doduc. the loss is 9.5%. In two cases, the 64 register code is actually faster than the 128 register code by 1% or less. Experience with graph coloring allocators suggests that this arises from better
<table>
<thead>
<tr>
<th></th>
<th>64 registers</th>
<th>128 registers</th>
<th>$\infty$ registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>doduc</td>
<td>19,625.586</td>
<td>17,759.936</td>
<td>9,602.784</td>
</tr>
<tr>
<td>fft</td>
<td>16,633.376</td>
<td>16,795.662</td>
<td>14,995.539</td>
</tr>
<tr>
<td>fppp</td>
<td>309,889.312</td>
<td>263,669.072</td>
<td>130,909.008</td>
</tr>
<tr>
<td>nsieve</td>
<td>3,067,608.064</td>
<td>3,667,608.064</td>
<td>3,248,780.032</td>
</tr>
<tr>
<td>rkf45</td>
<td>421.147</td>
<td>424.060</td>
<td>358.432</td>
</tr>
<tr>
<td>svd</td>
<td>10.656</td>
<td>9.841</td>
<td>8.549</td>
</tr>
<tr>
<td>tomcatv</td>
<td>467,012.352</td>
<td>453,823.232</td>
<td>331,964.192</td>
</tr>
</tbody>
</table>

Table 5.1: Cycle counts with different register allocation

spill code placement.

Apparently our initial approach is not suitable for programs with high register pressure such as fppp. The huge amount of spill code caused by underallocation will overwhelm any gain from freedom for TDC to duplicate values. A method using more registers for allocation is needed.

5.3 Using Copy Registers

As an alternative, consider the strategy of reserving a small pool of registers in each cluster for use in inter-cluster copies. The graph coloring allocator handles the remaining registers. To assess the performance of this strategy, we ran the allocator followed by TDC for a two-cluster machine with a pool of 52 registers (26 integer and 26 floating-point) under the allocator’s control and the remaining 12 registers reserved for inter-cluster copies. The final column of Table 5.2 shows the result of this strategy. On doduc, fppp, svd and tomcatv, it produces results between those of a fully-connected machine and those achieved by coloring for a single cluster. On fft and nsieve, reserving registers for copies leads to worse results — this suggests that the registers are better used for other purposes. Rkf45 is perplexing; the code for 64 registers was faster than that for 128 registers due to spill placement. The code
<table>
<thead>
<tr>
<th></th>
<th>52/2</th>
<th>52/4</th>
<th>52/6</th>
<th>52/8</th>
<th>52/10</th>
<th>52/12</th>
</tr>
</thead>
<tbody>
<tr>
<td>doduc</td>
<td>18,592,384</td>
<td>18,459,428</td>
<td>18,592,384</td>
<td>18,459,428</td>
<td>18,457,576</td>
<td>18,457,416</td>
</tr>
<tr>
<td>fft</td>
<td>17,055,576</td>
<td>16,983,284</td>
<td>16,880,086</td>
<td>16,910,808</td>
<td>16,937,588</td>
<td>16,930,068</td>
</tr>
<tr>
<td>fpppp</td>
<td>283,596,608</td>
<td>283,771,522</td>
<td>283,248,032</td>
<td>283,187,072</td>
<td>283,160,192</td>
<td>283,060,992</td>
</tr>
<tr>
<td>nsieve</td>
<td>3,918,767,360</td>
<td>3,747,920,128</td>
<td>3,747,920,128</td>
<td>3,747,920,128</td>
<td>3,747,920,128</td>
<td>3,747,920,128</td>
</tr>
<tr>
<td>rff45</td>
<td>429,969</td>
<td>428,146</td>
<td>426,225</td>
<td>424,088</td>
<td>423,535</td>
<td>423,510</td>
</tr>
<tr>
<td>svd</td>
<td>10,122</td>
<td>10,058</td>
<td>10,039</td>
<td>10,033</td>
<td>10,027</td>
<td>10,027</td>
</tr>
<tr>
<td>temcatv</td>
<td>451,032,000</td>
<td>455,338,784</td>
<td>455,328,576</td>
<td>451,342,336</td>
<td>451,337,248</td>
<td>451,337,218</td>
</tr>
</tbody>
</table>

Table 5.2: Two cluster machine with varying number of copy registers. 52 registers under allocator’s control

for the 52/12 scheme falls midway between them, but is still worse than the more restrictive 64 register allocation. Spill code placement in coloring allocators often produces unexpected results!

To show the sensitivity of the results to the number of copy registers, the earlier columns in the table show results for the same 52 register allocation with different numbers of copy registers. As expected, the general trend is toward slower code with fewer copy registers. The improvement arises from two key effects:

1. The availability of additional copy registers makes it easier to insert inter-cluster copies. This increases the likelihood that an operation with one or more off-cluster operands can be scheduled promptly (without a delay waiting on registers).

2. The additional copy registers let more off-cluster operands be reused. With fewer copy registers, these values get evicted because the register is needed as the target for other inter-cluster copies.

As with most scheduling and allocation problems, some noise creeps into the problem. On fft, the 52/6 combination produces better results than either more or fewer copy registers.
<table>
<thead>
<tr>
<th></th>
<th>62/2</th>
<th>60/2</th>
<th>58/2</th>
<th>56/2</th>
<th>54/2</th>
<th>52/2</th>
</tr>
</thead>
<tbody>
<tr>
<td>doduc</td>
<td>18,210,704</td>
<td>18,277,580</td>
<td>18,368,568</td>
<td>18,429,332</td>
<td>18,533,688</td>
<td>18,592,384</td>
</tr>
<tr>
<td>fft</td>
<td>17,067,356</td>
<td>17,075,332</td>
<td>17,062,216</td>
<td>17,063,258</td>
<td>17,055,578</td>
<td>17,055,576</td>
</tr>
<tr>
<td>ngsiev</td>
<td>3,918,767,360</td>
<td>3,918,767,360</td>
<td>3,918,767,360</td>
<td>3,918,767,360</td>
<td>3,918,767,360</td>
<td>3,918,767,360</td>
</tr>
<tr>
<td>rkf45</td>
<td>433,878</td>
<td>433,765</td>
<td>433,326</td>
<td>433,476</td>
<td>433,404</td>
<td>429,969</td>
</tr>
<tr>
<td>svd</td>
<td>10.077</td>
<td>10.081</td>
<td>10.188</td>
<td>10.40</td>
<td>10.157</td>
<td>10.122</td>
</tr>
<tr>
<td>tomcatv</td>
<td>467,111,776</td>
<td>467,127,040</td>
<td>460,531,688</td>
<td>461,901,536</td>
<td>461,911,008</td>
<td>461,932,000</td>
</tr>
</tbody>
</table>

Table 5.3: Two cluster machine, two copy registers per cluster, varying number of registers under allocator's control.

Of course, the 52/2 combination uses only 54 registers. The decrease in registers available to the allocator should have an impact on the amount of spill code that must be inserted. Table 5.3 shows the cycle counts for a configuration with 2 copy registers and a varying number of general purpose registers. As expected, increasing the pool of registers available to the allocator usually produces better code. Again, minor perturbations in that trend arise from the complex nature of the problem. For example, rkf45 has an anomaly for 56/2 and 54/2, and fft shows a slowdown from 58/2 to 60/2.

### 5.4 A Refined Approach

To improve the approaches in the last section, we designed a scheme to use a fixed number of registers and vary the partition between copy registers and general purpose registers. The algorithm is slightly more complex. It reserves $k$ registers for dedicated use as copy registers. It performs register allocation to a register set containing $(64 - k) \times n$ registers, where $n$ is the number of clusters. Finally, it uses TDC to perform cluster assignment and scheduling, but allows TDC to use any available register for a copy. (After allocation, some registers under the allocator's control are idle. This version of TDC scavenges those resources and uses them for inter-cluster copies.)

Table 5.4 shows the experimental data using this approach. The results vary from
<table>
<thead>
<tr>
<th></th>
<th>62/2</th>
<th>60/4</th>
<th>58/6</th>
<th>56/8</th>
<th>54/10</th>
<th>52/12</th>
</tr>
</thead>
<tbody>
<tr>
<td>deduc</td>
<td>18,094.468</td>
<td>18,146.608</td>
<td>18,228.172</td>
<td>18,284.976</td>
<td>18,388.556</td>
<td>18,458.584</td>
</tr>
<tr>
<td>fft</td>
<td>16,918.956</td>
<td>16,960.472</td>
<td>16,920.020</td>
<td>16,922.072</td>
<td>16,937.432</td>
<td>16,945.368</td>
</tr>
<tr>
<td>fpppp</td>
<td>271,222.656</td>
<td>272,135.1241</td>
<td>273,040.352</td>
<td>276,028.096</td>
<td>279,092.832</td>
<td>283,059.008</td>
</tr>
<tr>
<td>nsieve</td>
<td>3,747,920.128</td>
<td>3,747,920.128</td>
<td>3,747,920.128</td>
<td>3,747,920.128</td>
<td>3,747,920.128</td>
<td>3,747,920.128</td>
</tr>
<tr>
<td>rff45</td>
<td>426,930</td>
<td>427,395</td>
<td>427,420</td>
<td>427,445</td>
<td>427,470</td>
<td>427,510</td>
</tr>
<tr>
<td>svd</td>
<td>10027</td>
<td>10,041</td>
<td>10,064</td>
<td>10,058</td>
<td>10,049</td>
<td>10,027</td>
</tr>
<tr>
<td>comcatv</td>
<td>457,958.304</td>
<td>457,880.080</td>
<td>450,072.540</td>
<td>451,345.664</td>
<td>451,331.744</td>
<td>451,331.724</td>
</tr>
</tbody>
</table>

Table 5.4: 64 registers per cluster, with varying number of copy registers

code to code, as might be expected. For example, **fft** achieves the best results for 58/6. The results also show the non-linear variation seen in the other experiments. Notice, for example, that **rff45** does best with 52/12, but that its second best result is with 62/2. In between these two configurations, the code gets slower. Taken on average, the 62/2 configuration provides the best overall results. Since the configuration is enforced completely in the compiler, it can be varied to suit the situation. For performance critical applications, the compiler could try several different configurations and keep the best result.
Chapter 6

Other Measurements

In this chapter we take several other measurements of partitioned register-set machines. We hope they may provide some insights for architectural decisions. Section 6.1 examines the benefit of adding more clusters. Section 6.2 explores the use dedicated functional units for inter-cluster copies.

6.1 Machines with More Clusters

The scalability of partitioned register set machines will depend on many factors, including the amount of ILP that compilers can expose in real applications and the ability of the compiler to use all the additional resources provided by more clusters. The compiler issues will not dictate the answer to this question, but can certainly provide some input.

To assess the benefit of adding clusters, we repeated our experiment for a series of fully connected machines with one, two, four, and eight clusters. Each cluster had an unlimited register set. The compiler used TDC to perform assign and schedule. The resulting cycle counts are shown in Table 6.1. The improvement from four clusters to eight clusters is very small. This may be a fundamental property of the benchmarks. Alternatively, it may be a limitation of the ILP-exposing capabilities of our compiler. Adding simple techniques such as loop-unrolling might improve this situation.

Going beyond eight clusters may add significant complexity to the assign and schedule problem. Our work has assumed a complete set of inter-cluster data paths. The cost of providing these connections rises with the number of clusters. At some point, only schemes that provide partial connectivity will be cost-effective. This will
Table 6.1: Cycle counts for machines with different number of clusters

<table>
<thead>
<tr>
<th></th>
<th>1 Cluster</th>
<th>2 Cluster</th>
<th>4 Cluster</th>
<th>8 Cluster</th>
</tr>
</thead>
<tbody>
<tr>
<td>doduc</td>
<td>10,802.426</td>
<td>9,602.784</td>
<td>9,252.947</td>
<td>9,180.027</td>
</tr>
<tr>
<td>ifr</td>
<td>16,054.833</td>
<td>14,995.539</td>
<td>14,744.885</td>
<td>14,671.925</td>
</tr>
<tr>
<td>fpppp</td>
<td>144,909.760</td>
<td>130,909.008</td>
<td>127,103.352</td>
<td>126,994.624</td>
</tr>
<tr>
<td>nsieve</td>
<td>3,517,271.808</td>
<td>3,248,780.032</td>
<td>3,248,780.032</td>
<td>3,248,780.032</td>
</tr>
<tr>
<td>rkf45</td>
<td>370,306</td>
<td>358,432</td>
<td>354,939</td>
<td>354,939</td>
</tr>
<tr>
<td>svd</td>
<td>9.283</td>
<td>8.549</td>
<td>8.448</td>
<td>8.396</td>
</tr>
<tr>
<td>tomcatv</td>
<td>333,263.040</td>
<td>331,964.192</td>
<td>329,315.808</td>
<td>326,694.144</td>
</tr>
</tbody>
</table>

require the coordination of multiple copies on multiple clusters to move off-cluster operands into position. The problem begins to resemble the more general problem of scheduling and assignment for large parallel processors: planning all data movement in the same level of detail that TDC does becomes impractical.

### 6.2 Dedicated Copy Units

In Chapter 5, the experimental data shows that TDC with 2 reserved copy registers can provide much of the performance of a fully-connected, two-cluster machine. There remains, however, an execution time penalty from the insertion of inter-cluster copies and from the need to wait for operands when transfers cannot be scheduled in a timely fashion. Adding a functional unit that is dedicated to inter-cluster copies into each cluster may improve overall performance. This should eliminate idle cycles on the inter-cluster data paths that arise from lack of a functional unit that can execute the copy operation.

To assess the viability of this idea, we tested three distinct configurations of a two cluster, 64 register per cluster machine. The first has no copy units and a partitioned register set. The second has one dedicated copy unit per cluster and a partitioned register set. The final configuration is the fully connected machine, which needs no
<table>
<thead>
<tr>
<th></th>
<th>no CUs</th>
<th>1 CU/cluster</th>
<th>Fully Conn.</th>
<th>Penalty Cycles</th>
<th>Saved Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>doduc</td>
<td>18.094.468</td>
<td>17.993.932</td>
<td>17.861.700</td>
<td>232.768</td>
<td>100.536</td>
</tr>
<tr>
<td>fpppp</td>
<td>271.222.656</td>
<td>270.466.464</td>
<td>267.858.768</td>
<td>3.363.888</td>
<td>756.192</td>
</tr>
<tr>
<td>nsieve</td>
<td>3.747.920.128</td>
<td>3.747.920.128</td>
<td>3.667.608.064</td>
<td>80.312.064</td>
<td>0</td>
</tr>
<tr>
<td>rkf45</td>
<td>426.930</td>
<td>426.928</td>
<td>424.060</td>
<td>2.870</td>
<td>2</td>
</tr>
<tr>
<td>svd</td>
<td>10.027</td>
<td>9.930</td>
<td>9.846</td>
<td>181</td>
<td>97</td>
</tr>
<tr>
<td>tomcatv</td>
<td>457.958.304</td>
<td>457.913.920</td>
<td>453.823.232</td>
<td>4.135.072</td>
<td>144.102</td>
</tr>
</tbody>
</table>

Table 6.2: Improved execution time by two cluster machine with dedicated copy units

copy units. Two registers in each cluster are reserved for copies. The scheme from
Section 5.4 is used for allocation, cluster assignment and scheduling. Table 6.2 shows
the results. Dedicated copy units help on most of the applications. The fifth column,
labeled **Penalty Cycles** shows the difference between the configuration with no copy
units and the fully connected machine. The last column shows the savings (in cycles)
from using the dedicated copy units. The dedicated copy units reduce the penalty
for partitioning on five of the seven benchmarks.
Chapter 7

Contributions

This thesis makes following contributions:

1. In light of recent interest in code size from both industry and compiler communities, we evaluated five instruction scheduling algorithms with different scopes by speed and size trade-off. Among them, trace scheduling gives the best result: It produces scheduled code significantly faster than that by basic block scheduling or extended basic block scheduling, while the growth of code size is moderate.

2. We developed two new algorithms which not only perform cluster assignment and scheduling together but also revisit already scheduled cycles to insert inter-cluster data transfer. They provide better results than previous algorithms in our experiments.

3. Unlike previous work which stopped at unrealistic machine models with unlimited number of registers, we studied the difficulties caused by relatively small register sets. One of our algorithms, TDC, is used to explore the interaction between register allocation and cluster assignment and scheduling. Our best results came from dedicating a small number of registers to inter-cluster copies and allowing the scheduler to scavenge other unused registers.

4. Finally, we made several other measurements on partitioned register-set machines, hoping to shed light on some of the architectural decisions. To assess the benefit of adding more clusters, we tested machine models with different number of clusters. We also explored the use of dedicated functional units for inter-cluster copies.
Bibliography


