Browse the entire archive

Browsing George R. Brown School of Engineering by Author "Hemkumar, Nariankadu D."

CAPE - VLSI Implementation of a Systolic Processor Array: Architecture, Design and Testing

Hemkumar, Nariankadu D.; Kota, Kishore; Cavallaro, Joseph R. (1991-06-20)
Efficient Complex Matrix Transformations with CORDIC

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (1993-06-20)
Jacobi-like Matrix Factorizations with CORDIC-based Inexact Diagonalizations

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (1994-06-20)
Redundant and Online CORDIC for Unitary Transformations

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (1994-08-20)
Simulation of Systolic Arrays on the Connection Machine

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (Simulation Councils, Inc., 1993-09)
Simulation of Systolic Arrays On The Connection Machine

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (1993-09-20)
A Systolic VLSI Architecture for Complex SVD

Hemkumar, Nariankadu D.; Cavallaro, Joseph R. (1992-05-20)