deposit_your_work

Modelling Heterogeneous DSP–FPGA Based System Partitioning with Extensions to the Spinach Simulation Environment

Files in this item

Files Size Format View
2005_Asilomar_Brogioli.pdf 269.2Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Modelling Heterogeneous DSP–FPGA Based System Partitioning with Extensions to the Spinach Simulation Environment
Author: Brogioli, Michael; Cavallaro, Joseph R.
Type: Conference Paper
Publisher: IEEE
Citation: M. Brogioli and J. R. Cavallaro,"Modelling Heterogeneous DSP–FPGA Based System Partitioning with Extensions to the Spinach Simulation Environment," in 39th Asilomar Conference on Signals, Systems and Computers, 2005, pp. 1630-1634.
Abstract: In this paper we present system-on-a-chip extensions to the Spinach simulation environment for rapidly prototyping heterogeneous DSP/FPGA based architectures, specifically in the embedded domain. This infrastructure has been successfully used to model systems varying from multiprocessor gigabit ethernet controllers to Texas Instruments C6x series DSP based systems with tightly coupled FPGA based coprocessors for computational offloading. As an illustrative example of this toolsets functionality, we investigate workload partitioning in heterogeneous DSP/FPGA based embedded environments. Specifically, we focus on computational offloading of matrix multiplication kernels across DSP/FPGA based embedded architectures.
Date Published: 2005-11-01

This item appears in the following Collection(s)

  • ECE Publications [1082 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications