deposit_your_work

Implementation of a 3GPP LTE Turbo Decoder Accelerator on GPU

Files in this item

Files Size Format View
2010_SiPS_Wu.pdf 220.9Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Implementation of a 3GPP LTE Turbo Decoder Accelerator on GPU
Author: Wu, Michael; Cavallaro, Joseph R.
Type: Conference Paper
Publisher: IEEE
Citation: M. Wu and J. R. Cavallaro,"Implementation of a 3GPP LTE Turbo Decoder Accelerator on GPU," in IEEE Workshop on Signal Processing Systems (SiPS), 2010, pp. 192-197.
Abstract: This paper presents a 3GPP LTE compliant turbo decoder accelerator on GPU. The challenge of implementing a turbo decoder is finding an efficient mapping of the decoder algorithm on GPU, e.g. finding a good way to parallelize workload across cores and allocate and use fast on-die memory to improve throughput. In our implementation, we increase throughput through 1) distributing the decoding workload for a codeword across multiple cores, 2) decoding multiple codewords simultaneously to increase concurrency and 3) employing memory optimization techniques to reduce memory bandwidth requirements. In addition, we analyze how different MAP algorithm approximations affect both throughput and bit error rate (BER) performance of this decoder.
Date Published: 2010-10-01

This item appears in the following Collection(s)

  • ECE Publications [1034 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications