deposit_your_work

VLSI Architectures and Rapid Prototyping Testbeds for Wireless Systems

Files in this item

Files Size Format View
2005_IWCT_Cavallaro.pdf 778.4Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: VLSI Architectures and Rapid Prototyping Testbeds for Wireless Systems
Author: Cavallaro, Joseph R.
Type: Conference Paper
Publisher: IWCT
Citation: J. R. Cavallaro,"VLSI Architectures and Rapid Prototyping Testbeds for Wireless Systems," in International Workshop on Convergent Technologies (IWCT), 2005
Abstract: The rapid evolution of wireless access is creating an ever changing variety of standards for indoor and outdoor environments. The real-time processing demands of wireless data rates in excess of 100 Mbps is a challenging problem for architecture design and verification. In this paper, we consider current trends in VLSI architecture and in rapid prototyping testbeds to evaluate these systems. The key phases in multi-standard system design and prototyping include: Algorithm Mapping to Parallel Architectures – based on the real-time data and sampling rate and the resulting area, time and power complexity; Configurable Mappings and Design Exploration – based on heterogeneous architectures consisting of DSP, programmable application-specific instruction (ASIP) processors, and co-processors; and Verification and Testbed Integration – based on prototype implementation on programmable devices and integration with RF units.
Date Published: 2005-06-01

This item appears in the following Collection(s)

  • ECE Publications [1082 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications