deposit_your_work

Configurable and Scalable Turbo Decoder for 4G Wireless Receivers

Files in this item

Files Size Format View
2010_Book_TurboDecoder_Yang.pdf 431.4Kb application/pdf Thumbnail

Show simple item record

Item Metadata

dc.contributor.author Sun, Yang
Cavallaro, Joseph R.
Zhu, Yuming
Manish, Goel
dc.date.accessioned 2012-06-06T15:14:17Z
dc.date.available 2012-06-06T15:14:17Z
dc.date.issued 2010-01-01
dc.identifier.issn 10.4018/978-1-61520-674-2
dc.identifier.other http://scholar.google.com/scholar?cluster=3278205556887870384&hl=en&as_sdt=0,44
dc.identifier.uri http://hdl.handle.net/1911/64223
dc.description.abstract The increasing requirements of high data rates and quality of service (QoS) in fourth-generation (4G) wireless communication require the implementation of practical capacity approaching codes. In this chapter, the application of Turbo coding schemes that have recently been adopted in the IEEE 802.16e WiMax standard and 3GPP Long Term Evolution (LTE) standard are reviewed. In order to process several 4G wireless standards with a common hardware module, a reconfigurable and scalable Turbo decoder architecture is presented. A parallel Turbo decoding scheme with scalable parallelism tailored to the target throughput is applied to support high data rates in 4G applications. High-level decoding parallelism is achieved by employing contention-free interleavers. A multi-banked memory structure and routing network among memories and MAP decoders are designed to operate at full speed with parallel interleavers. A new on-line address generation technique is introduced to support multiple Turbo interleaving patterns, which avoids the interleaver address memory that is typically necessary in the traditional designs. Design trade-offs in terms of area and power efficiency are analyzed for different parallelism and clock frequency goals.
dc.publisher IGI-Global Press
dc.subject Error correction codes
Turbo codes
MAP algorithm
BCJR algorithm
Turbo decoder
Interleaver
Wireless PHY
4G receiver
VLSI architecture
dc.title Configurable and Scalable Turbo Decoder for 4G Wireless Receivers
dc.type Book chapter
dc.contributor.center Center for Multimedia Communication
dc.citation.volumeNumber 2010
dc.citation.pageNumber 622-643
dc.identifier.citation Y. Sun, J. R. Cavallaro, Y. Zhu and G. Manish, "Configurable and Scalable Turbo Decoder for 4G Wireless Receivers," vol. 2010, pp. 622-643, 2010.

This item appears in the following Collection(s)

  • ECE Publications [1032 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications