Architectures for a CORDIC SVD Processor

Files in this item

Files Size Format View
86spie_arch.pdf 738.1Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Architectures for a CORDIC SVD Processor
Author: Cavallaro, Joseph R.; Luk, Franklin T.
Type: Conference paper
Publisher: SPIE - The International Society for Optical Engineering
Citation: J. R. Cavallaro and F. T. Luk, "Architectures for a CORDIC SVD Processor," pp. 45-53, 1986.
Abstract: Architectures for systolic array processor elements for calculating the singular value decomposition (SVD) are proposed. These special purpose VLSI structures incorporate the coordinate rotation (CORDIC) algorithms to diagonalize 2X2 submatrices of a large array. The area-time complexity of the proposed architectures is analyzed along with topics related to a prototype implementation.
Date Published: 1986-08-21

This item appears in the following Collection(s)

  • ECE Publications [1048 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students