deposit_your_work

A programmable baseband processor design for software defined radios

Files in this item

Files Size Format View
Raj2003Aug5Aprogramma.PDF 108.1Kb application/pdf Thumbnail
Raj2003Aug5Aprogramma.PS 1.000Mb application/postscript View/Open

Show full item record

Item Metadata

Title: A programmable baseband processor design for software defined radios
Author: Rajagopal, Sridhar; Rixner, Scott; Cavallaro, Joseph R.
Type: Conference Paper
Keywords: communications processor; multiuser estimation; multiuser detection; Viterbi decoding
Publisher: IEEE
Citation: S. Rajagopal, S. Rixner and J. R. Cavallaro,"A programmable baseband processor design for software defined radios," in IEEE Midwest Conference on Circuits and Systems,, pp. 413-416.
Abstract: Future wireless systems need extremely fast and flexible architectures to support varying standards, algorithms and protocols with data rates in the range of 10-100 Mbps. Software Defined Radios (SDRs) based on DSP-FPGAs are a widely proposed solution for these systems. However, these SDR solutions have not been able to meet real-time requirements. We propose a programmable architecture solution for SDRs using a stream-based architecture based on the Imagine media processor. The configurable Imagine simulator allows us to investigate issues such as memory bottlenecks, number and type of functional units needed, and the utilization of those functional units. To evaluate stream-based architectures for baseband processing, we parallelize and implement sophisticated baseband algorithms including multiuser estimation, multiuser detection and Viterbi decoding on this simulator. We present the bottlenecks in such a stream-based architecture for efficient communications processing. Comparisons with current generation DSP-based solutions show orders-of-magnitude performance improvements, both due to the stream-based nature of computations as well as the increase in the number of functional units having a high utilization factor. The result is a baseband processor designed with broad system functionality and flexibility that approaches real-time performance for future wireless systems.
Date Published: 2002-08-20

This item appears in the following Collection(s)

  • ECE Publications [1032 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications
  • DSP Publications [508 items]
    Publications by Rice Faculty and graduate students in digital signal processing.