deposit_your_work

Efficient VLSI architectures for multiuser channel estimation in wireless base-station receivers

Files in this item

Files Size Format View
Raj2001Jul1EfficientV.PDF 396.0Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Efficient VLSI architectures for multiuser channel estimation in wireless base-station receivers
Author: Rajagopal, Sridhar; Bhashyam, Srikrishna; Cavallaro, Joseph R.; Aazhang, Behnaam
Type: Journal Paper
Keywords: real-time implementation; multiuser channel estimation; VLSI; dependence graphs; DSP; W-CDMA; fixed-point
Publisher: Kluwer Academic Pubishers
Citation: S. Rajagopal, S. Bhashyam, J. R. Cavallaro and B. Aazhang, "Efficient VLSI architectures for multiuser channel estimation in wireless base-station receivers," Journal of VLSI Signal Processing, vol. 31, no. 2, pp. 143-156, 2002.
Abstract: This paper presents a reduced-complexity, fixed-point algorithm and efficient real-time VLSI architectures for multiuser channel estimation, one of the core baseband processing operations in wireless base-station receivers for CDMA. Future wireless base-station receivers will need to use sophisticated algorithms to support extremely high data rates and multimedia. Current DSP implementations of these algorithms are unable to meet real-time requirements. However, there exists massive parallelism and bit level arithmetic present in these algorithms than can be revealed and efficiently implemented in a VLSI architecture. We it re-design an existing channel estimation algorithm from an implementation perspective for a reduced complexity, fixed-point hardware implementation. Fixed point simulations are presented to evaluate the precision requirements of the algorithm. A dependence graph of the algorithm is presented and area-time trade-offs are developed. An area-constrained architecture achieves low data rates with minimum hardware, which may be used in pico-cell base-stations. A time-constrained solution exploits the entire available parallelism and determines the maximum theoretical data processing rates. An area-time efficient architecture meets real-time requirements with minimum area overhead.
Date Published: 2002-06-20

This item appears in the following Collection(s)

  • ECE Publications [1047 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications
  • DSP Publications [508 items]
    Publications by Rice Faculty and graduate students in digital signal processing.