deposit_your_work

A bit-streaming pipelined multiuser detector for wireless communications

Files in this item

Files Size Format View
Raj2000May5Abit-strea.PDF 109.6Kb application/pdf Thumbnail
Raj2000May5Abit-strea.PS 738.5Kb application/postscript View/Open

Show full item record

Item Metadata

Title: A bit-streaming pipelined multiuser detector for wireless communications
Author: Rajagopal, Sridhar; Cavallaro, Joseph R.
Type: Conference Paper
Keywords: CDMA receivers; bit-streaming; multiuser detector; multishot
Citation: S. Rajagopal and J. R. Cavallaro,"A bit-streaming pipelined multiuser detector for wireless communications," in IEEE International Symposium on Circuits and Systems (ISCAS),, pp. 128-131.
Abstract: This paper presents a bit-streaming, pipelined and reduced complexity architecture to meet real-time requirements for asynchronous multiuser detection in wireless communication CDMA receivers. Typically, asynchronous multiuser detection involves multishot detection, which involves block-based computations and matrix inversions. Hence, iterative based suboptimal schemes have been studied to decrease the computational complexity and eliminate the need for matrix inversions. However, we show that such low-complexity schemes can have an added advantage of avoiding multishot detection if they start from a matched filter estimate. The stages of the iteration can be pipelined and bits processed in a streaming fashion. We show that such an implementation scheme reduces the latency of the bits by the detection window length D and eliminates the storage requirements for block computation, which helps in DSP implementations. We also avoid edge-bit computation effects, which reduces the computation by 2/D per detection stage. This scheme also results in a simple, bit-streaming and pipelined architecture. DSP simulations show that data rates of 800 Kbps for a single user to 50 Kbps for 32 users can be processed in real-time with additional FPGAs in a pipelined fashion for a spreading gain of 31, giving at least a 4X speedup over a single DSP implementation.
Date Published: 2001-05-20

This item appears in the following Collection(s)

  • ECE Publications [1082 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications