deposit_your_work

Real-Time Algorithms and Architectures for Multiuser Channel Estimation and Detection in Wireless Base-Station Receivers

Files in this item

Files Size Format View
Raj2000Aug1EfficientA.PDF 355.5Kb application/pdf Thumbnail
Raj2000Aug1EfficientA.PS 1.087Mb application/postscript View/Open

Show full item record

Item Metadata

Title: Real-Time Algorithms and Architectures for Multiuser Channel Estimation and Detection in Wireless Base-Station Receivers
Author: Rajagopal, Sridhar; Bhashyam, Srikrishna; Cavallaro, Joseph R.; Aazhang, Behnaam
Type: Journal Paper
Keywords: Real-time implementation; multiuser channel estimation; multiuser detection; DSP; VLSI; W-CDMA
Publisher: IEEE
Citation: S. Rajagopal, S. Bhashyam, J. R. Cavallaro and B. Aazhang, "Real-Time Algorithms and Architectures for Multiuser Channel Estimation and Detection in Wireless Base-Station Receivers," IEEE Transactions on Wireless Communications, vol. 1, no. 3, pp. 468-489, 2002.
Abstract: This paper presents alogrithms and architecture designs that can meet real-time requirements of multiuser channel estimation and detection in future wireless base-station receivers. Sophisticated algorithms proposed to implement multiuser channel estimation and detection make their real-time implementation difficult on current Digital Signal Processor (DSP)-based receivers. A maximum-likelihood based multiuser channel estimation scheme requiring matrix inversions is redesigned from an implementation perspective for a reduce complexity, iterative scheme with a simple fixed-point VLSI architecture. A reduced-complexity, bit-streaming multiuser detection algorithm that avoids the need for multishot detection is also developed for a simple, pipelined VLSI architecutre. Thus, we show that real-time solutions can be achieved for third generation wireless systems by (1) designing the alogrithms from a fixed-point implementation perspective, without significant loss in error rate performance, (2) task partitioning and (3) designing bit-streaming fixed-point VLSI architectures that explore pipelining, parallelism and bit-level computations to achieve real-time with minumum area overhead.
Date Published: 2002-07-20

This item appears in the following Collection(s)

  • ECE Publications [1043 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications
  • DSP Publications [508 items]
    Publications by Rice Faculty and graduate students in digital signal processing.