deposit_your_work

The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology

Files in this item

Files Size Format View
Pai1997Feb5TheImpacto.PDF 323.0Kb application/pdf Thumbnail

Show simple item record

Item Metadata

dc.contributor.author Pai, Vijay S.
Ranganathan, Parthasarathy
Adve, Sarita V.
dc.creator Pai, Vijay S.
Ranganathan, Parthasarathy
Adve, Sarita V.
dc.date.accessioned 2007-10-31T00:57:15Z
dc.date.available 2007-10-31T00:57:15Z
dc.date.issued 1997-02-20
dc.date.submitted 1997-02-20
dc.identifier.uri http://hdl.handle.net/1911/20181
dc.description Conference Paper
dc.description.abstract None
dc.subject instruction-level parallelism
shared-memory multiprocessors
performance evaluation
dc.title The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology
dc.type Conference Paper
dc.date.note 2002-03-20
dc.citation.bibtexName inproceedings
dc.date.modified 2002-03-20
dc.contributor.center CITI (http://citi.rice.edu/)
dc.subject.keyword instruction-level parallelism
shared-memory multiprocessors
performance evaluation
dc.citation.pageNumber 72-83
dc.citation.location San Antonio, TX
dc.citation.conferenceName International Symposium on High Performance Computer Architecture (HPCA)
dc.identifier.citation V. S. Pai, P. Ranganathan and S. V. Adve,"The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology," in International Symposium on High Performance Computer Architecture (HPCA),, pp. 72-83.
​

This item appears in the following Collection(s)

  • ECE Publications [1028 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students