deposit_your_work

VALID: Custom ASIC Verification and FPGA Education Platform

Files in this item

Files Size Format View
2003_Murphy_VALID_01205257.pdf 267.7Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: VALID: Custom ASIC Verification and FPGA Education Platform
Author: Murphy, Patrick; Welsh, Erik; Frantz, Patrick; Hardy, Ricky; Mohsenin, Tinoosh; Cavallaro, Joseph R.
Type: Conference Paper
Keywords: asic; fpga; valid
Citation: P. Murphy, E. Welsh, P. Frantz, R. Hardy, T. Mohsenin and J. R. Cavallaro,"VALID: Custom ASIC Verification and FPGA Education Platform," in International Conference on Microelectronic Systems Education (MSE),, pp. 66-67.
Abstract: This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
Date Published: 2003-06-01

This item appears in the following Collection(s)

  • ECE Publications [1082 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students