deposit_your_work

Rapid Industrial Prototyping and Scheduling of 3G/4G SoC Architectures with HLS Methodology

Files in this item

Files Size Format View
Guo2005Dec1RapidIndus.PDF 498.0Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Rapid Industrial Prototyping and Scheduling of 3G/4G SoC Architectures with HLS Methodology
Author: Guo, Yuanbin; McCain, Dennis; Cavallaro, Joseph R.
Type: Journal Paper
Keywords: SoC; 3G/4G; MIMO; HLS; prototyping.
Citation: Y. Guo, D. McCain and J. R. Cavallaro, "Rapid Industrial Prototyping and Scheduling of 3G/4G SoC Architectures with HLS Methodology," EURASIP Journal on Embedded Systems, 2005.
Abstract: In this paper, we present a Catapult C/C++ based methodology that integrates key technologies for high-level VLSI modelling of 3G/4G wireless systems to enable extensive time/area tradeoff study. A Catapult C/C++ based architecture scheduler transfers the major workload to the algorithmic C/C++ fixedpoint design. Prototyping experiences are presented to explore the VLSI design space extensively for various types of computational intensive algorithms in the HSDPA, MIMO-CDMA and MIMOOFDM systems, such as synchronization, MIMO equalizer and the QRD-M detector. Extensive time/area tradeoff study is enabled with different architecture and resource constraints in a short design cycle. The industrial design experience demonstrates significant improvement in architecture efficiency and productivity, which enables truly rapid prototyping for the 3G and beyond wireless systems.
Date Published: 2005-12-01

This item appears in the following Collection(s)

  • ECE Publications [1034 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications