deposit_your_work

Compact Hardware Accelerator for Functional Verification and Rapid Prototyping of 4G Wireless Communication Systems

Files in this item

Files Size Format View
Guo2004Nov5CompactHar.PDF 671.8Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Compact Hardware Accelerator for Functional Verification and Rapid Prototyping of 4G Wireless Communication Systems
Author: Guo, Yuanbin; McCain, Dennis
Type: Conference Paper
Keywords: hardware; 4G; functional verification; rapid prototyping
Citation: Y. Guo and D. McCain,"Compact Hardware Accelerator for Functional Verification and Rapid Prototyping of 4G Wireless Communication Systems," in Asilomar Conference on Signals, Systems, and Computers,
Abstract: In this paper, we propose an FPGA-based hardware accelerator platform with Xilinx Virtex-II V3000 in a compact PCMCIA form factor. By partitioning the complex algorithms in the 4G simulator to the hardware accelerator, we apply an efficient Catapult-C methodology to quickly evaluate the area/speed tradeoffs and rapidly schedule synthesizable RTL models for implementation. The simulation time is accelerated by 100£ for a QRD-M algorithm. This not only enables much faster verification in the 4G standard environment, but also provides software/hardware co-design and rapid prototyping of the core algorithm in a realistic fixed-point platform.
Date Published: 2004-11-01

This item appears in the following Collection(s)

  • ECE Publications [1082 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications