deposit_your_work

Arithmetic Acceleration Techniques for Wireless Communication Receivers

Files in this item

Files Size Format View
Das1999Oct5Arithmetic.PDF 73.86Kb application/pdf Thumbnail
Das1999Oct5Arithmetic.PS 188.6Kb application/postscript View/Open

Show full item record

Item Metadata

Title: Arithmetic Acceleration Techniques for Wireless Communication Receivers
Author: Das, Suman; Rajagopal, Sridhar; Sengupta, Chaitali; Cavallaro, Joseph R.
Type: Conference paper
Keywords: baseband; joint multiuser channel estimation; detection
Citation: S. Das, S. Rajagopal, C. Sengupta and J. R. Cavallaro, "Arithmetic Acceleration Techniques for Wireless Communication Receivers," pp. 1469 - 1474, 1999.
Abstract: We develop techniques to accelerate the implementation of the next generation wireless communication algorithms in hardware. We discuss an implementation of a key computationally intensive baseband algorithm for joint multiuser channel estimation and detection for this purpose and study its real-time requirements. An analysis of the bottlenecks present in the algorithm is made. We present an acceleration technique using task decomposition to take advantage of the existing pipelining and parallelism flow in the algorithm. We show that an application specific system design with multiple processing elements is more effective than the conventional single processor approach as it can satisfy the high data rate requirements of the next generation wireless communication systems. Our analysis is done independent of the final mapping of the processing elements in hardware.
Date Published: 1999-10-20

This item appears in the following Collection(s)

  • ECE Publications [1048 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications