deposit_your_work

Reducing Dynamic Power Consumption in Next Generation DS-CDMA Mobile Communication Receivers

Files in this item

Files Size Format View
Cha2003Jun5ReducingD.PDF 332.8Kb application/pdf Thumbnail

Show full item record

Item Metadata

Title: Reducing Dynamic Power Consumption in Next Generation DS-CDMA Mobile Communication Receivers
Author: Chandrasekhar, Vikram; Livingston, Frank; Cavallaro, Joseph R.
Type: Conference Paper
Keywords: Low-Power; Rake Receiver; FPGA Implementation; Fixed-Point Arithmetic
Citation: V. Chandrasekhar, F. Livingston and J. R. Cavallaro,"Reducing Dynamic Power Consumption in Next Generation DS-CDMA Mobile Communication Receivers," in IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP),, pp. 251-261.
Abstract: Reduction of the power consumption in portable wireless receivers is an important consideration for next-generation cellular systems specified by standards such as the UMTS, IMT2000. This paper explores the architectural design-space and methodologies for reducing the dynamic power dissipation in the Direct Sequence Code Division Multiple Access (DS-CDMA) downlink RAKE receiver. Starting with a reference implementation of the DS-CDMA RAKE receiver, we demonstrate design methodologies for achieving significant power reduction, while highlighting the corresponding performance trade-offs. At the algorithm level, we investigate the tradeoffs of reduced precision and arithmetic complexity on the receiver performance. We then present two architectures for implementing the reference and reduced complexity receivers, and analyze these architectures with respect to their dynamic power dissipation. Our findings report that reduction in precision from a 16 bit to a 10 bit data-path is found to yield significant power savings of 25.6% in the reference RAKE receiver architecture, with a performance loss of less than 1 dB. Further, a power reduction of upto 24.65% is achieved in a 16 bit data-path for the reduced complexity RAKE receiver compared to the reference architecture, with a performance loss of less than 2 dB. Although there is a tradeoff in performance, adaptive power saving is very important for mobile wireless terminals. The combined effect of reduced precision and complexity reduction leads to a 37.44% savings in baseband processing power.
Date Published: 2003-06-20

This item appears in the following Collection(s)

  • ECE Publications [1043 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications