deposit_your_work

CORDIC Arithmetic for an SVD Processor

Files in this item

Files Size Format View
Cav1990May1CORDICArit.PDF 752.6Kb application/pdf Thumbnail

Show simple item record

Item Metadata

dc.contributor.author Cavallaro, Joseph R.
Luk, Franklin T.
dc.creator Cavallaro, Joseph R.
Luk, Franklin T.
dc.date.accessioned 2007-10-31T00:38:18Z
dc.date.available 2007-10-31T00:38:18Z
dc.date.issued 1988-06-20
dc.date.submitted 2001-08-31
dc.identifier.uri http://hdl.handle.net/1911/19758
dc.description Journal Paper
dc.description.abstract Arithmetic issues in the calculation of the Singular Value Decomposition (SVD) are discussed. Traditional algorithms using hardware division and square root are replaced with the special purpose CORDIC algorithms for computing vector rotations and inverse tangents. The CORDIC 2 x 2 SVD processor can be twice as fast as one assembled from traditional hardware units. A prototype VLSI implementation of a CORDIC SVD processor array is planned for use in real-time signal processing applications.
dc.subject Singular Value Decomposition (SVD)
CORDIC algorithms
VLSI
dc.title CORDIC Arithmetic for an SVD Processor
dc.type Journal Paper
dc.citation.bibtexName article
dc.citation.journalTitle Journal of Parallel and Distributed Computing
dc.date.modified 2003-11-04
dc.contributor.center Center for Multimedia Communications (http://cmc.rice.edu/)
dc.subject.keyword Singular Value Decomposition (SVD)
CORDIC algorithms
VLSI
dc.citation.volumeNumber 5
dc.citation.pageNumber 271-290
dc.citation.issueNumber 3
dc.identifier.citation J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," Journal of Parallel and Distributed Computing, vol. 5, no. 3, pp. 271-290, 1988.
​

This item appears in the following Collection(s)

  • CMC Publications [272 items]
    Publications by Rice Faculty and graduate students in multimedia communications
  • ECE Publications [1028 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students