deposit_your_work

Truncated Online Arithmetic with Applications to Communication Systems

Files in this item

Files Size Format View
06tc_rajagopal_cavallaro_01683755.pdf 3.320Mb application/pdf Thumbnail

Show simple item record

Item Metadata

dc.contributor.author Rajagopal, Sridhar
Cavallaro, Joseph R.
dc.date.accessioned 2007-01-12T17:38:53Z
dc.date.available 2007-01-12T17:38:53Z
dc.date.issued 2006-10
dc.identifier.uri http://hdl.handle.net/1911/13032
dc.description.abstract Truncation in digit-precision is a very important and common operation in embedded system design for bounding the required finite precision and for area-time-power savings. In this paper, we present the use of online arithmetic to provide truncated computations with communication systems as one of the applications. In contrast to truncation in conventional arithmetic, online arithmetic can truncate dynamically and produce both area and time benefits due to the digit-serial nature of computations. This is of great advantage in communication systems where the precision requirements can change dynamically with the environment. While truncation in conventional arithmetic can have significant truncation errors, especially when the output precision is less than the input precision, the redundancy and most significant digit first nature of online arithmetic restricts the truncation error to only the least significant digit of the truncated result. As an application that uses significant truncation in precision, a code matched filter detector for wireless systems is designed using truncated online arithmetic. The detector can provide both hard decisions and soft(er) decisions dynamically as well as interface with other conventional arithmetic circuits or act as a DSP coprocessor. Thus, optimized communication receivers with coexisting conventional arithmetic for saturation and online arithmetic for truncation can now be built. The truncated online arithmetic detector was also verified with a VLSI implementation in an AMI 0.5 micron MOSIS tiny chip process.
dc.description.sponsorship Nokia, Texas Instruments, and NSF grants ANI-9979465 and EIA-0224458
dc.format.extent 3320242 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.publisher IEEE
dc.subject dynamic truncation
finite precision
online arithmetic
communication systems
dc.title Truncated Online Arithmetic with Applications to Communication Systems
dc.type Article
dc.identifier.citation S. Rajagopal and J. R. Cavallaro, "Truncated Online Arithmetic with Applications to Communication Systems," 2006.

This item appears in the following Collection(s)

  • ECE Publications [1030 items]
    Publications by Rice University Electrical and Computer Engineering faculty and graduate students
  • CMC Publications [275 items]
    Publications by Rice Faculty and graduate students in multimedia communications